

Two Pair, N- and P-Channel Enhancement-Mode MOSFET

Features

- ▶ High voltage Vertical DMOS technology
- ▶ Integrated gate-to-source resistor
- ▶ Integrated gate-to-source Zener diode
- ▶ Low threshold, Low on-resistance
- ▶ Low input & output capacitance
- ▶ Fast switching speeds
- ▶ Electrically isolated N- and P-MOSFET pairs

Applications


- ▶ High voltage pulsers
- ▶ Amplifiers
- ▶ Buffers
- ▶ Piezoelectric transducer drivers
- ▶ General purpose line drivers
- ▶ Logic level interfaces

General Description

The Supertex TC8220 consists of two pairs of high voltage, low threshold N-channel and P-channel MOSFETs in a 12-Lead DFN package. All MOSFETs have integrated the gate-to-source resistors and gate-to-source Zener diode clamps which are desired for high voltage pulser applications. The complimentary, high-speed, high voltage, gate-clamped N and P-channel MOSFET pairs utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices.

Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown. Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input and output capacitance, and fast switching speeds are desired.

Typical Application Circuit



Ordering Information

Device	12-Lead DFN 4.00x4.00mm body 1.0mm height (max) 0.50mm pitch	BV_{DSS}/BV_{DGS} (V)		$R_{DS(ON)}$ (max) (Ω)	
		N-Channel	P-Channel	N-Channel	P-Channel
TC8220	TC8220K6-G	200	-200	5.3	6.5

-G indicates package is RoHS compliant ('Green')



Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Thermal Characteristics

Package	Value
12-Lead DFN (K6)	$\theta_{ja} = 42^\circ\text{C}/\text{W}$

Note:

1.0oz, 4-layer, 3"x4" PCB.

Pin Configuration



12-Lead DFN (K6)
(top view)

Package Marking



Y = Last Digit of Year Sealed
 W = Code for Week Sealed
 L = Lot Number
 — = "Green" Packaging

Package may or may not include the following marks: Si or 12-Lead DFN (K6)


N-Channel Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Sym	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	200	-	-	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 2.0\text{mA}$
$\text{V}_{\text{GS(th)}}$	Gate threshold voltage	1.0	-	2.4	V	$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 1.0\text{mA}$
$\Delta\text{V}_{\text{GS(th)}}$	Change in $\text{V}_{\text{GS(th)}}$ with temperature	-	-	-4.5	mV/ $^\circ\text{C}$	$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 1.0\text{mA}$
R_{GS}	Gate-to-source shunt resistor	10	-	50	k Ω	$\text{I}_{\text{GS}} = 100\mu\text{A}$
VZ_{GS}	Gate-to-source Zener voltage	13.2	-	25	V	$\text{I}_{\text{GS}} = 2.0\text{mA}$
I_{DSS}	Zero gate voltage drain current	-	-	10.0	μA	$\text{V}_{\text{DS}} = \text{Max rating}, \text{V}_{\text{GS}} = 0\text{V}$
		-	-	1.0	mA	$\text{V}_{\text{DS}} = 0.8 \text{ Max Rating}, \text{V}_{\text{GS}} = 0\text{V}, T_A = 125^\circ\text{C}$
$\text{I}_{\text{D(ON)}}$	On-state drain current	1.3	-	-	A	$\text{V}_{\text{GS}} = 5.0\text{V}, \text{V}_{\text{DS}} = 25\text{V}$
		2.3	-	-	A	$\text{V}_{\text{GS}} = 10\text{V}, \text{V}_{\text{DS}} = 50\text{V}$
$\text{R}_{\text{DS(ON)}}$	Static drain-to-source on-state resistance	-	-	6.5	Ω	$\text{V}_{\text{GS}} = 5.0\text{V}, \text{I}_D = 150\text{mA}$
		-	-	6.0	Ω	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 1.0\text{A}$
$\Delta\text{R}_{\text{DS(ON)}}$	Change in $\text{R}_{\text{DS(ON)}}$ with temperature	-	-	1.0	%/ $^\circ\text{C}$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 1.0\text{A}$
G_{FS}	Forward transconductance	400	-	-	mmho	$\text{V}_{\text{DS}} = 25\text{V}, \text{I}_D = 500\text{mA}$
C_{ISS}	Input capacitance	-	56	-	pF	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 25\text{V}, f = 1.0\text{MHz}$
C_{OSS}	Common source output capacitance	-	13	-		
C_{RSS}	Reverse transfer capacitance	-	2.0	-		
$t_{\text{d(ON)}}$	Turn-on delay time	-	-	10	ns	$\text{V}_{\text{DD}} = 25\text{V}, \text{I}_D = 1.0\text{A}, \text{R}_{\text{GEN}} = 25\Omega$
t_r	Rise time	-	-	15		
$t_{\text{d(OFF)}}$	Turn-off delay time	-	-	20		
t_f	Fall time	-	-	15		
V_{SD}	Diode forward voltage drop	-	-	1.8	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_{\text{SD}} = 500\text{mA}$
t_{rr}	Reverse recovery time	-	300	-	ns	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_{\text{SD}} = 500\text{mA}$

Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

N-Channel Switching Waveforms and Test Circuit




P-Channel Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Sym	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	-200	-	-	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = -2.0\text{mA}$
$\text{V}_{\text{GS(th)}}$	Gate threshold voltage	-1.0	-	-2.4	V	$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = -1.0\text{mA}$
$\Delta\text{V}_{\text{GS(th)}}$	Change in $\text{V}_{\text{GS(th)}}$ with temperature	-	-	4.5	mV/ $^\circ\text{C}$	$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = -1.0\text{mA}$
R_{GS}	Gate-to-source shunt resistor	10	-	50	K Ω	$\text{I}_{\text{GS}} = 100\mu\text{A}$
VZ_{GS}	Gate-to-source Zener voltage	13.2	-	25	V	$\text{I}_{\text{GS}} = -2.0\text{mA}$
I_{DSS}	Zero gate voltage drain current	-	-	-10	μA	$\text{V}_{\text{DS}} = \text{Max rating}, \text{V}_{\text{GS}} = 0\text{V}$
		-	-	-1.0	mA	$\text{V}_{\text{DS}} = 0.8 \text{ Max Rating}, \text{V}_{\text{GS}} = 0\text{V}, T_A = 125^\circ\text{C}$
$\text{I}_{\text{D(ON)}}$	On-state drain current	-1.2	-	-	A	$\text{V}_{\text{GS}} = -5.0\text{V}, \text{V}_{\text{DS}} = -25\text{V}$
		-2.3	-	-	A	$\text{V}_{\text{GS}} = -10\text{V}, \text{V}_{\text{DS}} = -50\text{V}$
$\text{R}_{\text{DS(ON)}}$	Static drain-to-source on-state resistance	-	-	8.5	Ω	$\text{V}_{\text{GS}} = -5.0\text{V}, \text{I}_D = -150\text{mA}$
		-	-	7.0	Ω	$\text{V}_{\text{GS}} = -10\text{V}, \text{I}_D = -1.0\text{A}$
$\Delta\text{R}_{\text{DS(ON)}}$	Change in $\text{R}_{\text{DS(ON)}}$ with temperature	-	-	1.0	%/ $^\circ\text{C}$	$\text{V}_{\text{GS}} = -10\text{V}, \text{I}_D = -1.0\text{A}$
G_{FS}	Forward transconductance	400	-	-	mmho	$\text{V}_{\text{DS}} = -25\text{V}, \text{I}_D = -500\text{mA}$
C_{ISS}	Input capacitance	-	75	-	pF	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = -25\text{V}, f = 1.0\text{MHz}$
C_{OSS}	Common source output capacitance	-	21	-		
C_{RSS}	Reverse transfer capacitance	-	6.5	-		
$t_{\text{d(ON)}}$	Turn-on delay time	-	-	10	ns	$\text{V}_{\text{DD}} = -25\text{V}, \text{I}_D = -1.0\text{A}, \text{R}_{\text{GEN}} = 25\Omega$
t_r	Rise time	-	-	15		
$t_{\text{d(OFF)}}$	Turn-off delay time	-	-	20		
t_f	Fall time	-	-	15		
V_{SD}	Diode forward voltage drop	-	-	-1.8	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_{\text{SD}} = -500\text{mA}$
t_{rr}	Reverse recovery time	-	300	-	ns	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_{\text{SD}} = -500\text{mA}$

Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu\text{s}$ pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

P-Channel Switching Waveforms and Test Circuit



Pin Description


Pin #	Function	Description	Pin #	Function	Description
1	GN1	Gate of N-MOSFET 1	7	DP2	Drain of P-MOSFET 2
2	GP1	Gate of P-MOSFET 1	8	DN2	Drain of N-MOSFET 2
3	GN2	Gate of N-MOSFET 2	9	SP1	Source of P-MOSFET 1
4	SN2	Source of N-MOSFET 2	10	DP1	Drain of P-MOSFET 1
5	GP2	Gate of P-MOSFET 2	11	DN1	Drain of N-MOSFET 1
6	SP2	Source of P-MOSFET 2	12	SN1	Source of N-MOSFET 1
Thermal Pad		Die attachment substrate, must be grounded externally			

Note:

Thermal Pad must be grounded.

12-Lead DFN Package Outline (K6)

4.00x4.00mm body, 1.00mm height (max), 0.50mm pitch

**Notes:**

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

Symbol		A	A1	A3	b	D	D2	E	E2	e	L	L1	θ
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	3.85	3.19	3.85	2.29	0.50 BSC	0.30	0.00	0°
	NOM	0.90	0.02		0.25	4.00	3.34	4.00	2.44		0.40	-	-
	MAX	1.00	0.05		0.30	4.15	3.44	4.15	2.54		0.50	0.15	14°

Drawings not to scale.

Supertex Doc.#: DSPD-12DFNK64X4P050, Version A030210.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: <http://www.supertex.com>)