

Ultrasonic-Flow-Converter PRELIMINARY Data Sheet

TDC-GP30

System-Integrated Solution for Ultrasonic Flow Meters Volume 1: General Data and Frontend Description

February 27, 2015

Document-No: DB_GP30Y_Vol1_en V0.0

UFC TDC-GP30

acam-messelectronic gmbh is now a member of ams group



Copyrights & Disclaimer

Copyright acam-messelectronic gmbh, Friedrich-List-Str. 4, 76297 Stutensee, Germany-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by acam-messelectronic gmbh are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. acam-messelectronic gmbh makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. acam-messelectronic gmbh reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with acam-messelectronic gmbh for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by acam-messelectronic gmbh for each application. This product is provided by acam-messelectronic gmbh "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

acam-messelectronic gmbh shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of acam-messelectronic gmbh rendering of technical or other services.

"Preliminary" product information describes a product which is not in full production so that full information about the product is not yet available. Therefore, acam-messelectronic gmbh ("acam") reserves the right to modify this product without notice.

Support / Contact

For direct sales, distributor and sales representative contacts, visit the acam web site at:

www.acam.de www.ams.com

For technical support you can contact the acam support team: support@acam.de or by phone +49-7244-74190.

Notational Conventions

Throughout the GP30 documentation, the following stile formats are used to support efficient reading and understanding of the documents:

- Hexadecimal numbers are denoted by a leading 0x, e.g. 0xAF = 175 as decimal number.
 Decimal numbers are given as usual.
- Binary numbers are denoted by a leading 0b, e.g. 0b1101 = 13. The length of a binary number can be given in bit (b) or Byte (B), and the four bytes of a 32b word are denoted B0, B1, B2 and B3 where B0 is the lowest and B3 the highest byte.
- Abbreviations and expressions which have a special or uncommon meaning within the context of GP30 application are listed and shortly explained in the list of abbreviations, see following page. They are written in plain text. Whenever the meaning of an abbreviation or expression is unclear, please refer to the glossary at the end of this document.
- Variable names for hard coded registers and flags are in bold. Meaning and location of these variables is explained in the datasheet (see registers CR, SRR and SHR).
- Variable names which represent memory or code addresses are in bold italics. Many of these addresses have a fixed value inside the ROM code, others may be freely defined by software. Their meaning is explained in the firmware and ROM code description, and their physical addresses can be found in the header files. These variable names are defined by the header files and thus known to the assembler as soon as the header files are included in the assembler source code. Note that different variable names may have the same address, especially temporary variables.
- Physical variables are in italics (real times, lengths, flows or temperatures).

Abbrevations

AM Amplitude measurement
CD Configuration Data

CPU Central Processing Unit
CR Configuration Register
CRC Cyclic Redundancy Check
DIFTOF. Difference of up and down ->TOF

DIFTOF ALL

DR Debug Register
FEP Frontend Processing
FDB Frontend data buffer

FHL First hit level

FW Firmware, software stored on the chip

FWC Firmware Code FWD Firmware Data

FWD-RAM Firmware Data memory
GPIO General purpose input/output
Hit Stands for a detected wave period

HSO High speed oscillator

INIT Initialization process of ->CPU or -> FEP

IO Input/output

I2C Inter-Integrated Circuit bus LSO Low speed oscillator

MRG Measurement Rate Generator

NVRAM, NVM Programmable Non-Volatile Memory

PI Pulse interface
PP Post Processing
PWR Pulse width ratio

R RAM address pointer of the CPU, can also stand for the addressed

register

RAA Random Access Area
RAM Random Access Memory
RI Remote Interface

ROM Read Only Memory

ROM code Hard coded routines in ROM SHR System Handling Register SPI Serial Peripheral Interface

SRAM Static RAM

SRR Status & Result Register SUMTOF Sum of up and down TOF

Task Process, job

TDC Time-to-digital-converter

TOF, TOF_ALL Time of Flight TS Task Sequencer

TM Temperature measurement

UART Universal Asynchronous Receiver & Transmitter

USM Ultrasonic measurement Vref Reference voltage

X,Y,Z Internal registers of the CPU

ZCD Zero cross detection ZCL Zero cross level

For details see the glossary in section 9.

TDC-GP30 Vol. 1



Content

| 1 O | verview | 1-3 |
|-------|---------------------------------|------|
| 1.1 | Key Features | 1-3 |
| 1.2 | Block diagram | 1-4 |
| 1.3 | Ordering Numbers | 1-4 |
| 2 Cł | haracteristics & Specifications | 2-1 |
| 2.1 | Electrical Characteristics | 2-1 |
| 2.2 | Timings | 2-4 |
| 2.3 | Pin Description | 2-7 |
| 2.4 | Package Drawings | 2-8 |
| 3 Flo | ow Measurement | 3-11 |
| 3.1 | Measuring principle | 3-11 |
| 3.2 | Ultrasonic Measurement | 3-14 |
| 3.3 | Temperature Measurement | 3-18 |
| 4 Sp | pecial Service Functions | 4-1 |
| 4.1 | Watchdog | 4-1 |
| 4.2 | Time Stamp (RTC) | 4-1 |
| 4.3 | Backup | 4-1 |
| 4.4 | Clock Management | 4-1 |
| 4.5 | Power Supply | 4-4 |
| 4.6 | Voltage Measurement | 4-6 |
| 5 Re | emote Port Interfaces | 5-1 |
| 5.1 | SPI Interface | 5-1 |
| 5.2 | UART Interface | 5-1 |
| 5.3 | Remote Communication (Opcodes) | 5-3 |
| 5.4 | Opcodes | 5-3 |
| 6 Ge | eneral Purpose IO Unit | 6-1 |
| 6.1 | Pulse Interface | 6-2 |
| 6.2 | EEPROM Interface | 6-4 |
| 7 Me | emory Organization & CPU | 7-1 |
| 7.1 | Program Area | 7-3 |
| 7.2 | Random Access Area (RAA) | 7-4 |
| 7.3 | Configuration Registers | 7-9 |
| 7.4 | System Handling Register | 7-20 |
| 7.5 | Status Registers | 7-26 |
| 8 Ap | pplications | 8-1 |
| 8.1 | GP30-DEMO Board | 8-1 |
| 8.2 | GP30 Typical Configuration | 8-1 |
| 9 GI | lossary | 9-1 |

| 10 | Misc | ellaneous | 10- |
|----|------|--------------|-----|
| 10 |).1 | Bug Report | 10- |
| 10 | 2 | Last Changes | 10- |





1 Overview

TDC-GP30 is the next generation in acam's development for ultrasonic flow converters. The objectives of the TDC-GP30 development are as follows:

- Easy-to-adapt two-chip solution for ultrasonic heat and water meters (GP30 + simple μP)
- Single-chip solution for many industrial applications or pure flow meter parts
- All flow and temperature calculations are done by GP30
- External µP needed only for interfaces (e.g. LCD, wireless, etc.) and other general-purpose tasks

Integrated standard pulse interface enables one-to-one replacement of mechanical meters by

GP30 based single-chip heat and water meters – customer uP and software remains unchanged. All in all, the TDC-GP30 is the next step in ultrasonic flow metering. It drastically simplifies the design of ultrasonic heat and water meters and is the necessary step for compact energy-saving ultrasonic water meters. The ultra-low-current capabilities allow the use of standard 2/3 AA or AA lithium thionyl chloride batteries at 6-8 Hz measuring frequency even in the water meter version.


The TDC-GP30 is a system-on-chip approach that allows you to perform all measurement tasks in one IC.

1.1 Key Features

- High performance + ultra-low power 32-Bit CPU with
 - 128 * 32 NVRAM (non-volatile RAM) for user firmware parameter & data
 - 4k * 8 NVRAM (non-volatile RAM) for user firmware program code
 - 4k * 8 ROM for system task code and special flow library code
- Capability of MID-compliant flow & temperature calculation, GP30-supported
- Flexible interfaces, SPI, UART, pulse (flow only)
- Advanced high-precision analog part
- Transducers can be connected directly to GP30, no external components required
- Amplitude measurements of receiving signal for secure bubble, aging and empty spool piece detection
- Up to 31 multi-hits for flow measurement yield the highest accuracy
- High update rates with very low power consumption of for example 6 μA at 8 Hz, including flow and temperature calculations, measure rate adopted to the flow
- Very low space and component requirements

1.2 Block diagram

Figure 1-1: Block diagram



1.3 Ordering Numbers

| Part# | Package | Carrier, Quantity | Order number |
|---------------|---------|-------------------|--------------|
| TDC-GP30 | QFN40 | T&R, 5000 | MNR 2177 |
| TDC-GP30 | QFN32 | T&R, 5000 | MNR 2237 |
| GP30-DEMO-KIT | Syster | m Box, 1 | MNR 2174 |

This product is RoHS-compliant and does not contain any Pb.



2 Characteristics & Specifications

2.1 Electrical Characteristics

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Electrical Characteristics" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2-1 Absolute maximum ratings

| Symbol | Parameter | Min | Max | Units |
|--------|----------------------------------|------|------------------|-------|
| Vcc | Supply voltage V_{cc} vs. GND | -0.3 | 4.0 | V |
| | All other pins | Vin | <i>Vcc</i> + 0.6 | V |
| Tamb | Ambient temperature | -40 | +125 | °C |
| Tstrg | Storage temperature | -55 | +150 | °C |
| Tbody | Body temperature JEDEC J-STD-020 | | 260 | °C |
| ESD | ESD rating (HBM), each pin | ±2 | | kV |

Table 2-2 Recommended operating conditions

| | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|-------------------|----------------------------------|---|------|--------|------|------|
| Vcc | Supply voltage | Connected to Vio | 2.5 | 3.0 | 3.6 | V |
| V _{DD18} | Core supply | Internally regulated | 1.65 | 1.80 | 1.92 | V |
| fLSO | Low speed oscillator frequency | | | 32.768 | | kHz |
| | | For Standard transducers, max. 2 MHz, | 3.6 | 4 | 4.4 | MHz |
| fнso | High-speed oscillator frequency | For 4 MHz transducers, not in combination with UART | 7.2 | 8 | 8.8 | MHz |
| | | Other frequencies in the range from 2 MHz to 8 MHz may be possible with limitations | | | | |
| fspi | SPI Interface Clock Frequency | SPI communication | | | 10 | MHz |
| fтоғ | TOF measurment rate | | 0.25 | 8 | 80 | Hz |
| t ri | Normal input rising time | | | 5 | 100 | ns |
| t fa | Normal input falling time |) | | 5 | 100. | ns |

Table 2-3 DC Characteristics (Vio = Vcc = 3.0 V, Tj = -40 to +85°C)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|------------------|--|--|-----------|-----------------|-----------------|----------------|
| Standby | Current only 32 kHz, Standby mode | Icc + Iio, only 32 kHz oscillator running | | 2.1 | | μА |
| Ins | Current 4 MHz oscillator | Vcc = Vio = 3.6 V = 3.0 V off | | 80 65 < 1 | | μΑ μΑ nA |
| Itmu | Current into time measuring unit including analog frontend | Only during active TOF time measurement | | 1.3 | | mA |
| I ddq | Quiescent current GP30 | all clocks off, @ 25 °C 1.8V LDO running | | 1.9 | | μΑ |
| Iddqc | Quiescent current 1.8V digital core | all clocks off | | 0.08 | | μΑ |
| lo | Operating current incl. CPU processing current | TOF_UP+DOWN, 1/s | | 0.7 | | μА |
| Voh | High level output voltage | Ion= 4 mA, Vout=Min. | Vcc - 0.4 | | | V |
| Vol | Low level output voltage | Ioi = 4 mA, Vout=Min | | | 0.4 | V |
| Vih | High level input voltage* | Vio = Min. | 0.7* Vcc | | | V |
| Vil | Low level input voltage* | Vio = Max. | | | 0.3* <i>Vcc</i> | V |

^{*}A digital input voltage other than Vcc or GND increases leakage current

Note: See also section 0 for more information about the current consumption

Table 2-4 Terminal Capacitance

| Symbol | Terminal | Condition | Rated Value | | | Unit |
|--------|----------------|--------------------------------|-------------|--------|------|------|
| | | | Min. | Тур. | Max. | |
| Ci | Digital input | measured @ $V_{cc} = V_{io}$, | | 7 | | pF |
| Co | Digital output | f = 1 MHz, $T_a = 25$ °C | | 7 | | |
| Cio | Bidirectional | | | 7 | | |
| | PT ports | | | t.b.d. | | |
| | Analog in | | | t.b.d. | | |

Table 2-5 Analog Frontend

| Symbol | Terminal | Condition | Rated Value | | | Unit |
|--------|--|-----------|-------------|------|---------|------|
| | | | Min. | Тур. | Max. | |
| | Comparator input offset voltage (chopper stabilized) | | | | < 1.6mV | mV |



Table 2-6 NVRAM

| Symbol | Terminal | Condition | Minimum Value | Unit |
|--------|------------------------|-----------------------------------|-----------------|--------|
| | Data retention @ 125°C | <i>Vcc</i> = 3.0 to 3.6 V | 20 | Years |
| | Endurance * | @ 25 C <i>Vcc</i> = 3.0 to 3.6 V | 10 ⁵ | Cycles |
| | | @ 125 C <i>Vcc</i> = 3.0 to 3.6 V | 10 ⁴ | Cycles |

^{*} See 6.2 EEPROM interface for backup applications.

Converter Specification

Table 2-7 Time Measuring Unit (Vio = Vcc = 3.0 V, Tj = 25°C)

| Symbol | Terminal | Condition | Rated Value | | | Unit |
|------------|-------------------------------|-----------|----------------|------|-------------------------------------|------|
| | | | Min. | Тур. | Max. | |
| LSB | TDC Resolution (BIN- Size) | | | 11 | | ps |
| LSB | TDC rms Noise | | | 1.2 | | LSB |
| t m | Measurement range | | 2*Period(fHSO) | | 16384* Period(f _{HSO}) | |

Table 2-8 Temperature Measuring Unit¹

| Symbol | Terminal | PT1000 | PT500 | Unit |
|--------|---|----------|---------|-------|
| | | Typical. | Typical | |
| | Resolution RMS | 17.0 | 17.0 | Bit |
| | Absolute Gain ² | 1.0004 | 1.0002 | |
| | Gain-Drift vs. Vio | 0.01 | 0,01 | %/V |
| | Gain-Drift vs. Temp | < 2 | < 3 | ppm/K |
| | Initial Zero Offset Tcold <-> Thot | < 2 | < 4 | m K |
| | Initial Zero Offset Tref <-> (Tcold, Thot) | < 20 | < 40 | m K |
| | Offset Drift vs. Temp | < 0.05 | < 0.05 | m K/K |

 $^{^{1}}$ 2-Wire measurement with compensation of Rds(on) and gain (Schmitt trigger). All values measured at Vio = Vcc = 3.0 V, Cload = 100 nF for PT1000 and 200 nF for PT500 (C0G-type)

² Compared to an ideal gain of 1.0

2.2 Timings

At $Vcc = 3.0 \text{ V} \pm 0.3 \text{ V}$, ambient temperature -40 °C to +85 °C unless otherwise specified

2.2.1 Oscillators

Table 2-9 Oscillator specifications

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------------------|--|------|--------|------|------|
| LSO_CLK | 32 kHz reference oscillator | | 32.768 | | kHz |
| ST _L SO | 32 kHz oscillator start-up time after power-up | | < 1 | | Sec. |
| HSO_CLK | High-speed reference oscillator | 2 | 4 | 8 | MHz |
| STHSO_CER | Oscillator start-up time with ceramic resonator | | <100 | | μs |
| STHSO_CRY | Oscillator start-up time with crystal oscillator (not recommended) | | 3 | | ms |

Remark:

It is strongly recommended that a ceramic oscillator be used for HSO_CLK because a quartz oscillator needs much longer time to settle than a ceramic oscillator. This consumes a lot of current, but using a quartz oscillator has no advantage when high speed clock calibration is done as supported by GP30.

2.2.2 Power-On

Table 2-10 Power-on timings


| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|------------|---|------|------|--------|------|
| tvdd18_stb | Time when $VDD18$ is stable after power on of VCC ($C\iota$ =100 μ F on VDD18_OUT) | | | 20 | ms |
| trc_rls | Time when remote communication is released after power on of VCC | | 27 | t.b.d. | ms |

2.2.3 UART Interface

Table 2-11UART timings

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------------|-----------------------------------|------|--------|--------|------------------|
| Baud rate | Baud rate | 4800 | | 115200 | bps |
| <i>t</i> BIT | Bit time (baud rate = 4800 Baud) | | 208.33 | | μs |
| LBI1 | Bit time (Baudrate = 115200 Baud) | | 8.68 | | μs |
| t IBG | Inter-Byte Gap | 1 | | 50 | t _{BIT} |

Figure 2-1 UART timing



2.2.4 SPI Interface



Table 2-12 SPI timings

| Symbol | Parameter | Max. @ V _{io} = | | Unit |
|------------------|---------------------------------------|--------------------------|----|------|
| f _{SCK} | Serial clock frequency | | 10 | MHz |
| t pwh | Serial clock, pulse width high | | 30 | ns |
| t pwl | Serial clock, pulse width low | | 30 | ns |
| t sussn | SSN enable to valid latch clock | | 40 | ns |
| t pwssn | SSN pulse width between write cycles | | 50 | ns |
| t hssn | SSN hold time after SCK falling | | 40 | ns |
| t sud | Data set-up time prior to SCK falling | | 5 | ns |
| t hd | Data hold time before SCK falling | | 5 | ns |
| t vd | Data valid after SCK rising | | 20 | ns |

Serial interface (SPI compatible, clock phase bit =1, clock polarity bit =0):

Figure 2-2 SPI Write





Figure 2-3 SPI Read




2.2.5 EEPROM Interface

 $(HSO_CLK = 4MHz)$

Table 2-13 EEPROM timings


| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|-----------------|--|-------------------------|------|------|------|
| fscL | SCL clock frequency | SCL clock frequency 400 | | kHz | |
| t Low | Low period of SCL clock | 1300 | 1500 | | ns |
| t HIGH | High period of SCL clock | 600 | 1000 | | ns |
| t HD_STA | Hold time for (repeated) START condition (S & Sr) | 600 | 1000 | | ns |
| tsu_sta | Setup time for repeated START condition (Sr) | 600 | 750 | | ns |
| tsu_dat | Setup time data | 100 | 750 | | ns |
| t HD_DAT | Hold time data | 0 | 750 | | ns |
| tVD_DAT | Valid time data | | 750 | 900 | ns |
| t su_sto | Setup time for STOP condition (P) | 600 | 1750 | | ns |
| t BUF | Bus free time between STOP and START condition | 1300 | | | ns |

Figure 2-4 EEPROM timing





2.3 Pin Description




2.3.2 **QFN Packages Chips** QFN40 QFN32 4MHZ PTWCOMA *n.c.* PTHOTA PTHOTB CLOAD PTCOLD/ CLOAD XIN **PTWCOMB** XOUT_4MHZ

GPIO6

GPIO5

VDD18 IN VDD18_OUT VCC LP_MODE US_UP GND US_DOWN US VREF OPEXT_IN



PTWCOMB VDD18_IN XIN 4MHZ VDD18_IN XOUT 4MHZ SSN_GPIO2 VDD18_OUT VDD18_IN MOSI_GPIO3 SSN_GPIO2 VCC LP_MODE MOSI_GPIO3 for test only US UP For test only SCK_RXD SCK_RXD **GND** MISO_TXD US_DOWN MISO_TXD 8 INTN DIR VCC GPIO0 GPIO1 INTN_DIR

Figure 2-5 GP30 Pinout

| QFN 40 | QFN32 | Name | Description | Buffer type |
|--------|-------|-----------|---|---------------------|
| 1 | 1 | PTWCOMB | PT-Port Temperature Common B | Analog |
| 2 | 2 | VDD18_IN | VDD18 In (HM Supply) | Supply |
| 3 | 3 | VDD18_OUT | VDD18 bandgap Out (1.8 V) | Supply |
| 4 | 4 | VCC | IO & Analog Supply (2.53.6 V) | Supply |
| 5 | 5 | LP_MODE | Low Power Mode (analog/digital) | Digital IN(Pull-up) |
| 6 | 6 | US_UP | Fire/Receive Ultrasonic Up | Analog |
| 7 | 7 | GND | Ground plane | |
| 8 | 8 | US_DOWN | Fire/Receive Ultrasonic Down | Analog |
| 9 | 9 | US_VREF | Ultrasonic Reference Voltage (typ. 0.7 V) | Power |

| QFN 40 | QFN32 | Name | Description | Buffer type |
|--------|-------|-----------------|--|---------------------|
| 10 | - | OPEXT_IN | External OP In (for amplifying ultrasonic echo) | Analog |
| 11 | - | OPEXT_OUT | Eternal OP Out (for amplifying ultrasonic echo) | Analog |
| 12 | 10 | vcc | IO & Analog Supply (2.53.6 V) | Supply |
| 13 | 11 | GPIO0 | General Purpose IO 0 | Digital IO |
| 14 | 12 | GPIO1 | General Purpose IO 1 | Digital IO |
| 15 | - | TST_I | for test only | |
| 16 | - | TST_O | for test only | |
| 17 | - | GPIO4 | General Purpose IO 4 | Digital IO |
| 18 | 13 | UART_SEL | UART Select (0:SPI / 1:UART) | Digital IN |
| 19 | 14 | XIN_32KHZ | Low-Speed Oscillator (32.768 kHz) | Clock |
| 20 | 15 | XOUT_32KHZ | Low-Speed Oscillator (32.768 kHz) | Clock |
| 21 | - | GPIO5 | General Purpose IO 5 | Digital IO |
| 22 | 16 | INTN_DIR | SPI: Interrupt (low active) UART: Direction (0:Receive / 1:Send) | Digital OUT |
| 23 | 17 | MISO_TXD | SPI: Master In / Slave Out UART: Transmit Data | Digital OUT |
| 24 | 18 | SCK_RXD | SPI: Serial Clock UART: Receive Data | Digital IN |
| 25 | 19- | TEST_MODE_ N | for test only | Digital IN(Pull-up) |
| 26 | - | GPIO6 | General Purpose IO 6 | Digital IO |
| 27 | 20 | MOSI_GPIO3 | SPI: Master Out / Slave In UART: GPIO | Digital IN |
| 28 | 21 | SSN_GPIO2 | SPI: Slave Select (low active) UART: GPIO | Digital IN |
| 29 | 22 | VDD18_IN | General Core Supply (1.8 V) | Supply |
| 30 | 23 | XOUT_4MHZ | High-Speed Oscillator (4 or 8 MHz) | Clock |
| 31 | 24 | XIN_4MHZ | High-Speed Oscillator (4 or 8 MHz) | Clock |
| 32 | 25 | VCC | IO & Analog Supply (2.53.6 V) | Supply |
| 33 | 26 | PTREF | PT-Port Temperature Reference Resistor | Analog |
| 34 | 27 | PTCOLDB | PT-Port Temperature Cold B | Analog |
| 35 | 28 | PTCOLDA | PT-Port Temperature Cold A | Analog |
| 36 | 29 | CLOAD | Temperature Measurement Load Capacitor | Analog |
| 37 | 30 | РТНОТВ | PT-Port Temperature Hot B | Analog |
| 38 | 31 | PTHOTA | PT-Port Temperature Hot A Analog | |
| 39 | - | n.c. | not connected | |
| 40 | 32 | PTWCOMA | PT-Port Temperature Common A | Digital IN |


2.4 Package Drawings

Figure 2-6 QFN-40 package outline, $6 \times 6 \times 0.9 \text{ mm}^3, 0.5$ Figure 2-7 QFN-32 package outline, $5 \times 5 \times 0.9 \text{ mm}^3, 0.5$


TDC-GP30 Vol. 1




mm lead pitch, bottom view




mm lead pitch, bottom view




Side view



Landing pattern QFN40:



Landing pattern QFN32:



Caution: The center pad is internally connected to GND. No wires other than GND are allowed underneath. It is **not necessary** to connect the center pad to GND.

Marking: 7

GP30 YYWW

Date Code: YYWW: YY = Year, WW = week

Thermal resistance: Roughly 28 K/W (value just for reference).

Environmental: The package is RoHS-compliant and does not contain any lead.


Moisture Sensitive Level (MSL)

Based on JEDEC 020 moisture sensitivity level definition the TDC-GP30 is classified as MSL 3.

Soldering Temperature Profile

The temperature profile for infrared reflow furnace (in which the temperature is the resin's surface temperature) should be maintained within the range described below.

Figure 2-8 Soldering profile



Maximum temperature

The maximum temperature requirement for the resin surface, where 260°C is the peak temperature of the package body's surface, is that the resin surface temperature must not exceed 250°C for more than 10 seconds. This temperature should be kept as low as possible to reduce the load caused by thermal stress on the package, which is why soldering is recommended only for short periods. In addition to using a suitable temperature profile, we also recommend that you check carefully to confirm good soldering results.




3 Flow Measurement

The TDC-GP30 has integrated the whole circuit to measure and calculate the flow of an ultrasonic flow meter: the driver for the piezo transducers, the offset stabilized comparator, the analog switches, the CPU to calculate the flow, the clock control unit and, above all, the measure rate control and task sequencer which manage the timing and interaction of all the units during measurement.

3.1 Measuring principle

The GP30 measures flow by measuring the difference in time-of-flight (ToF) of an ultrasonic pulse travelling with the flow and opposite to the flow. For water meters, the time-of-flight data can be used to calculate the temperature. For heat meters a high-precision temperature measurement unit is integrated.

Figure 3-1Ultrasonic time-of-flight principle





Knowing the flow speed v and the flow cross section permits to calculate flow and flow volume.

Connecting the sensors is very simple. The ultrasonic transducers are connected to FIRE_UP and FIRE_DOWN pins. The resistors and capacitors in the transducer driver path are integrated.

The temperature sensors, reference resistor and charge capacitors are connected to the temperature ports and GND. The temperature unit is suitable for sensors with 500 Ohm and higher like PT500 or PT1000. The chip supports 2-wire sensors and 4-wire sensors and is good for 1.5 mK rms resolution.

Figure 3-2 External connection of sensors: ultrasonic transducers (left) and temperature sensors (right)





3.1.1 Measurement Sequence

The GP30 measure rate generator and task sequencer fully control the entire measurement sequence. The GP30 can be the master in the system which triggers the measurements autonomously, does the data processing and wakes up an external microcontroller if necessary (flow meter mode, self-controlled). Alternatively, the GP30 can act as a pure converter that controls the measurement but without any data processing (time conversion mode, self-controlled). For debugging, individual tasks can also be triggered remotely by an external microcontroller.

Table 3-1 Operating modes

| Operating Mode | Measure Rate Generation | Application Setup | Post Processing | |
|--|----------------------------|-------------------------|-----------------|--|
| Flow meter mode (self-controlled) | | by GP30 | by GP30 | |
| Time conversion mode (self-controlled) | by GP30 | per Remote | per Remote | |
| Time conversion mode (remote controlled) | per Remote | per ixemote | per iveniole | |
| only for test or debug purpose | only fo | r test or debug purpose | | |

The various functional blocks of the TDC-GP30 are controlled by hard-wired control registers and system handling registers in the random access memory (RAA). For self-controlled applications those can be stored in the firmware data section FWD2 of the RAA. From there the data is copied into the direct mapped registers during a boot sequence. The various configuration registers and system handling registers are described in detail in section 7. The variable names are formatted in bold in this document for better reading.

In low power mode, the GP30 generally needs a 32.768 kHz oscillator to act as a continuously running clock (LSO). For time measurement the GP30 typically uses a 4 MHz ceramic oscillator which is activated only for the short period of the measurement. In the same manner, the comparator and other analog elements are powered only for the short period of the measurement.

The low-frequency clock LSO is used as

- Base for the task sequencer cycle
- Base for the pulse interface
- Base for the time stamp
- Base for an initial UART baud rate of 4.800 baud


The tasks themselves can be grouped as follows:



Table 3-2 GP30 Tasks

| System tasks | Initialization Vcc voltage measurement Internal back-up functions |
|----------------------------|--|
| Frontend measurement tasks | Ultrasonic measurement (time-of-flight and/or amplitude measurement) Temperature measurement (external or internal) |
| Frontend calibration tasks | Calibration of high-speed clock Calibration of amplitude measurement Calibration of comparator offset TDC Calibration (automatically) |

Figure 3-3 Rate settings of various tasks



The most important parameters are:

Register CR_MRG_TS, address 0xC6

• MR_CT: Task sequencer cycle time. Cycle time = MR_CT* 976.5625 µs [0, 1...8191]. The clock is split into two alternating channels, one MR_CT (A) triggering the flow and amplitude measurement, the other one (B) triggering temperature and voltage measurement as well as the high speed clock (HSO) calibration.

Register: CR_TM, address 0xC7

■ **TM_RATE**: Defines the number of sequence cycle triggers between temperature measurements [0=off ,1, 2...1023]

Register: CR USM AM, address 0xCB

- AM_RATE: Defines the number of sequence cycle triggers between amplitude measurements.
- AMC_RATE sets the number of amplitude measurements between amplitude calibration measurements. [0=off ,1, 2...100]

Register: SHR_TOF_RATE, address 0xD0

■ **TOF_RATE**: Defines the number of sequence cycle triggers between ToF measurements [1...63]

Register CR CPM, address 0xC5

- HSC_RATE: Defines the number of sequence cycle triggers between high-speed clock calibration measurements (4 MHz ceramic against 32.768 kHz quartz) [0=off ,1, 2...100]
- VM_RATE: Defines the number of sequence cycle triggers between low battery detection measurements [0=off ,1, 2...100]


We will look into the front end measurement tasks in detail in the following.

3.2 Ultrasonic Measurement

The measurement rate generator in channel A typically triggers the task sequencer (TS) for a complete sequence of flow measurement, starting with an ultrasonic time-of-flight (TOF) measurement, and – if desired – ending in front end processing which does all necessary calculations. The TOF measurement is made up of the two time-of-flight measurements in up and down direction (in other words, with flow and against flow). The time interval between the two measurements can be configured in multiples of 50 Hz or 60 Hz in several steps.

The time-of-flight measurement triggers the amplitude measurement. The GP30 can toggle the start direction from one complete up /down measurement to the next. This helps suppress errors caused by temperature drift.

Figure 3-4 Timing of the ultrasonic measurement



Important configuration parameters are:

Register CR_CPM, address 0xC5

- HS_CLK_ST: Settling time for the high-speed clock, from 76 µs to 5 ms
- BF_SEL: Selection of base frequency (50 Hz/ 60 Hz)

Register CR MRG, address 0xC6

PP_EN: Enables post-processing

Register CR_USM_PRC, address 0xC8

- USM TO: sets the timeout for the TOF measurement [128 μs ... 4096 μs]
- USM_DIR_MODE: defines the start direction or the toggling in start direction

Register CR_USM_FRC, address 0xC9

- FPG_FP_NO: number of fire pulses [1...128]
- FPG CLK DIV: HSO frequency divided by this factor +1 gives the fire frequency

Further important parameters configure the first wave detection and amplitude measurement as described in the following sections.

3.2.1 First Wave Detection

TDC-GP30 Vol. 1




To do a time-of-flight measurement, the received signal needs to be identified and its arrival time needs to be measured thoroughly. This can be done by defining a first wave, and then counting subsequent waves and storing the relevant arrival times. This is elaborated in the following: The receive signal, typically a burst-like signal, is converted into a digital signal using an internal comparator. While receiving, the reference voltage of the comparator most of the time equals the zero line of the receive signal to identify zero crossings (this means more or less, the comparator uses the overlaid reference voltage Vref for comparison; this is the zero cross level ZCL). This way, received wave periods are converted into digital hits. To determine an absolute numbering of the hits, a so-called first wave is defined by adding a well-defined voltage level, the first hit level (FHL), to the comparator's reference. This first wave detection, different from the zero cross level, is implemented to make the time-of-flight measurement independent from temperature and flow. The offset level FHL practically represents the receive burst's amplitude at which the first wave is detected. After this done, the comparator's reference is brought back to zero cross level (ZCL) and the subsequent hit measurements are done at zero crossing. The following parameters define the first wave detection and the TOF hits:

- The trigger level FHL
- The count number of the first subsequent TOF hit (TOF Start hit) which is actually measured
- The number of measured TOF hits
- The interval between measured TOF hits
- The TOF start hit delay: This delay disables hit detections for some defined lead time

The diagram 3-5 on next page shows the measurement flow in TDC-GP30 first wave mode.

Starting the measurement with the comparator offset FHL different from zero, e.g. 100 mV helps suppressing noise and allows the detection of a dedicated wave of the receive burst that can be used as reference. Once this first wave is detected, the offset is set back to the zero cross detection level ZCD. It is recommended to start actual TOF hit measurements after at least two more wave periods. By configuration the count number of the TOF start hit, the total number of TOF hits and the number of ignored hits between TOF hits can be set. Ignored hits are in particular helpful when signal frequencies approaching half of the HSO frequency are used (e. q. 2 MHz signals when using a 4 MHz HSO). In such cases, the internal arithmetic unit is not fast enough to do all necessary calculations for each single hit, so at least every second hit must be ignored.

Figure 3-5 First wave detection



PW_FH = pulse width first hit, PW_SH = pulse width start hit

The important parameters are:

Register CR_USM_PRC, address 0xC8

 USM_NOISE_MASK: Opens the receive channel after a programmable delay, e.g. for noise suppression

Register CR USM FRC, address 0xC9

- ZCD_FHL: Level of offset to be set from -224 mV to +200 mV (typ.)
- ZCD_FHL_DIR: Offset positive or negative
- ZCC_MODE, ZCC_TS_RATE: Configuring the offset calibration of the comparator

Register CR_USM_TOF, address 0xCA

- TOF_HIT_NO: Number of hits for the time-of-flight measurement (C) [1...31]
- TOF_HIT_IGN: Number of waves ignored between the TOF measurements (B) [0...3]
- TOF START HIT MODE: Selects mode for TOF start hit
- TOF_START_HIT_NO: Number of waves counted from first detected hit to TOF start hit (A) [3...31]

Register SHR TOF START HIT DLY

TOF_START_HIT_DLY: Delay window after which next detected hit is defined to TOF start hit.
 Starting time of delay window refers to rising edge of 1st fire pulse (like stop masking in predecessor TDC-GP22, defined by DELVAL)

Like in TDC-GP22, the first wave detection is extended by a pulse width measurement option. Therefore the pulse width of the first hit, measured at the signal amplitude FHL (unequal to zero), is compared to the pulse width of the TOF start hit measured at zero offset. The result is read as PW_FH/PW_SH and is typically < 1. The ratio PWR can be used to track the offset level.

Register CR USM AM, address 0xCB

• PWD EN: Enable the pulse width detection


3.2.2 Amplitude Measurement




A new feature in TDC-GP30 is a true amplitude measurement. The result provides the amplitude of the receive burst or parts of it in mV as peak value. The receiving voltage is measured relative to zero crossing value. The full voltage swing (peak-peak) is 2 times this value.

The features are:

- True peak amplitude measurement with every TOF (configurable)
- Highly reliable bubble and aging detection
- Very good consistency check together with first wave detection
- Easy quality check in production and development
- Configurable number of waves to stop the amplitude measurement this allows to measure
 the peak amplitude of each single wave at the start of the burst signal (but only one single
 value in each TOF measurement)





The most important parameters are:

Register CR_USM_AM, address 0xCB

- AM_RATE: Rate for amplitude measurement in sequence cycles [0, 1...100]
- **AM_PD_END**: Number of the wave when peak detection stops [0...31]
- AMC_RATE: Calibration rate for amplitude measurement [0...100]

Remark: In any case 0 = off.

3.2.3 Reading Results

The GP30 measurement results are stored in a RAM section called front end data buffer (FDB). This section is used for flow measurement data and temperature measurement data alternately.

Therefore, it is necessary to read the time-of-flight data directly after the end of a flow measurement and before the temperature measurement starts. The ultrasonic flow measurement stores the following results in the RAM section:

Table 3-3 Reading results from front end data buffer in the RAM

| Name | RAA address | Description |
|----------------------|----------------|--|
| FDB_US_TOF_ADD_ALL_U | 0x080 | Ultrasonic TOF UP, sum of all TOF hits, up direction |

| FDB_US_PW_U | 0x081 | Ultrasonic pulse width ratio, up direction |
|----------------------|-------|---|
| FDB_US_AM_U | 0x082 | Ultrasonic amplitude value, up direction |
| FDB_US_AMC_VH | 0x083 | Ultrasonic amplitude calibration value, high |
| FDB_US_TOF_ADD_ALL_D | 0x084 | Ultrasonic TOF DOWN, sum of all TOF hits, down |
| 100_00_101_ADD_ALL_D | | direction |
| FDB_US_PW_D | 0x085 | Ultrasonic pulse width ratio, down direction |
| FDB_US_AM_D | 0x086 | Ultrasonic amplitude value, down direction |
| FDB_US_AMC_VL | 0x087 | Ultrasonic amplitude calibration value, low |
| | 0x088 | |
| FDB_US_TOF_0_U to7_U | to | Ultrasonic TOF UP values 0 to 7, up direction |
| | 0x08F | |
| | 0x090 | |
| FDB_US_TOF_0_D to7_D | to | Ultrasonic TOF DOWN values 0 to 7, down direction |
| | 0x097 | |

For debugging purposes, it is possible to read the individual TOF_up and TOF_down data for the first eight hits. Furthermore, the user can read the pulse width ratio PWR and the peak amplitude value AM for both directions.

Single TOF values (addresses $0x88 \dots 0x97$) are only posted if **TOF_HITS_TO_FDB** is set in configuration register **CR_USM_TOF**.

TOF and amplitude measurement data are all times, given as 32-bit fixed point numbers with 16 integer bits and 16 fractional bits in multiples of the HSO period (250 ns with 4 MHz HSO).

So the meaning of the least significant bit is $1 LSB = 250 \text{ ns} / 2^{16} = 3.8146972 \text{ ps.}$

The pulse width ratio PWR is an 8-bit fixed point number with 1 integer bit and 7 fractional bits. For example, PWR=0b01001101 means 0.6015625 in decimal.

3.3 Temperature Measurement

Precision temperature measurement is mandatory in heat meters. Therefore, external platinum sensors of 500 Ohm or 1000 Ohm are placed in the input stream (hot) and the output stream (cold). The measurement of those resistive sensors is based on discharge time measurement, as known from acam's PICOSTRAIN chip family. A load capacitor, made of COG and typically of 100 nF capacitance, is discharged via the sensors and via a common reference resistor. GP30 supports 2-wire sensors and 4-wire sensors. The 2-wire sensors wiring is simpler, having one side at GND, but can't correct for possibly changing contact resistances and thus demands a soldered connection.

The 4-wire connection corrects for the contact resistance and therefor can be used with plugs instead of solder connections. It is not yet described in this version of the datasheet.



Figure 3-7 2-wire temperature sensors





Figure 3-8: 4-wire temperature sensors




New in GP30 is the implementation of the PICOSTRAIN method for resistive sensors. This method adds internal compensation measurements to improve the temperature stability of the results. In two wire mode this results in totally 5 discharge cycles plus some preceding fake measurements. In 4 wire mode, the number of discharge cycles for the measurement itself is 14. In both cases, 2 or 8 fake measurements need to be added for increased measurement accuracy.

The following parameters are important to be able to configure the temperature measurement:

- TM_RATE: 0 to 1023 * sequence cycle time
- TM_PAUSE: sets pause between two temperature measurements (0.25to 2.5*T(BF_SEL)
- TM_PORT_NO: sets number of ports, 2 or 3
- TM_WIRE_MODE: selects between 2-wire and 4-wire modes
- TM_FAKE_NO: sets number of fake measurements, 2 or 8
- TM_PORT_MODE: 0 = pull-down for inactive ports, 1 = no pull own
- TM_MODE: 0 = internal, 1 = external, 2 = toggling
- TM_DCH_SEL: selects the cycle time and therefore the discharge time limit, 512 µs or 1024
 µs
- TM_PORT_ORDER: defines the order of the port switching (00: always default order, 01: always reversed, 10: 1st measurement: default order / 2nd measurement: reversed order, 11: vice versa

Figure 3-9 Cload Discharge cycles, 2-wire mode



After a temperature measurement, the discharge times can be read from the following RAM addresses. **Note:** Those RAM cells are used also by the TOF measurements. Therefore data must be read before the next TOF measurement. Grey ones are used in 4-wire applications only (not described yet).

Table 3-4 Reading temperature measurement data from front end data buffer in the RAM

| Name | RAA address | Description |
|---------------------|----------------|---|
| FDB_TM_PP_M1 | 0x080 | Schmitt trigger delay compensation value (t_{PP}) |
| FDB_TM_PTR_RAB_M1 | 0x081 | PT Ref: Impedance Value (t_{RAB}) |
| FDB_TM_PTC_CAB_M1 | 0x082 | PT Cold: Impedance Value (t_{CAB}) |
| FDB_TM_PTH_HAB_M1 | 0x083 | PT Hot: Impedance Value (t_{HAB}) |
| FDB_TM_PTR_RA_M1 | 0x084 | PT Ref: $1^{st} R_{ds(on)}$ correction Value (t_{RO}) |
| FDB_TM_PP_M2 | 0x085 | Schmitt trigger delay compensation value (t_{PP}) |
| FDB_TM_PTR_RAB_M2 | 0x086 | PT Ref: Impedance Value (t_{RAB}) |
| FDB_TM_PTC_CAB_M2 | 0x087 | PT Cold: Impedance Value (t_{CAB}) |
| FDB_TM_PTH_HAB_M2 | 0x088 | PT Hot: Impedance Value (t_{HAB}) |
| FDB_TM_PTR_RA_M2 | 0x089 | PT Ref: $1^{st} R_{ds(on)}$ correction Value (t_{RO}) |
| FDB_TM_PTR_4W_RB_M1 | | PT Ref: 2 nd Rds(on) correction Value |
| | | |
| FDB_TM_PTH_4W_BH_M2 | | PT Hot: 4 th Rds(on) correction Value |

Temperature measurement data is all times given as 32-bit fixed-point numbers with 16 integer bits and 16 fractional bits in multiples of the HSO period (250 ns with 4 MHz HSO).

So the meaning of the least significant bit is $1 LSB = 250 \text{ ns} / 2^{16} = 3.8146972 \text{ ps.}$

Using the intermediate results, the times equivalent to the wanted resistance values are

TDC-GP30 Vol. 1



Reference resistor $t_R = t_{RAB} - t_{RO} - \Delta t$ Cold sensor $t_C = t_{CAB} - \frac{t_{RO}}{2} - \Delta t$ Hot sensor (3-sensor case) $t_H = t_{HAB} - \frac{t_{RO}}{2} - \Delta t$

A good approximation gives for the Schmitt trigger delay compensation $\Delta t = 2t_{PP} - 2\frac{t_{CAB}\,t_{RAB}}{t_{CAB}+t_{RAB}}$ and for the Rds(on) correction $t_{RO} = t_{RA}$ - t_{RAB} .

With the known reference resistor value R_{REF} (or internal R_{IREF}) we then get the

Cold sensor resistance: $R_{C} = R_{REF} \frac{t_{C}}{t_{R}}$ Hot sensor resistance (3-sensor case): $R_{H} = R_{REF} \frac{t_{H}}{t_{R}}$

With the corrected resistance data the temperature T of a PT1000, the temperature may be derived by linear interpolation or, for PT sensors, from the following approximation:

$$T/^{\circ}C = C_2 * \left(\frac{R}{R_0}\right)^2 + C_1 * \left(\frac{R}{R_0}\right) + C_0$$
 (17-A)

Note that $R/R_0=(R/R_{REF})/(R_0/R_{REF})$, so the argument can as well be the relative resistance, depending on knowledge of R_0 or R_0/R_{REF} from calibration (see section 2.4 and (24-A)). Using the coefficients $C_2=10.115$, $C_1=235.57$ and $C_0=-245.683$, the approximation is valid in the range 0°C to 100°C with less than 3 mK deviation from the normed polynomial for PTs (see IEC 60751:2008)

A simple linear approach would be:

$$T_C = (R_C - R_{PTC})/R_{REF} * S_{PTC}$$
 $T_H = (R_H - R_{PTH})/R_{REF} * S_{PTH}$

To is temperature at a calibration point, e.g. 20 °C, gain is the sensitivity of the sensor in ppm, e.g. 3850 ppm for platinum.

Both, polynomial and linear calculation are supported by ROM routines. See volume 2, **ROM TEMP POLYNOM** and **ROM TEMP LINEAR FN.**





4

4 Special Service Functions

4.1 Watchdog

After a system reset the watchdog of GP30 is enabled. The nominal value of watchdog time is 13.2 sec, based on an internal oscillator clock source of 10 kHz.

For operation in time conversion mode, it could be useful to disable watchdog of GP30. For that a special code should be written to register **CR_WD_DIS**.

| Disa | ible Watchdog | |
|------|----------------------------------|------------------------|
| WR | SHR_WD_DIS = 0x 48DB_A399 | Disables GP30 watchdog |
| VVK | SHR_WD_DIS ≠ 0x 48DB_A399 | Enables GP30 watchdog |

4.2 Time Stamp (RTC)

The time stamp function is an elapsed time counter with an additional register for latching counter value. The latched time stamp can be read via two register, representing hours, minutes & seconds.

In configuration register CR_CPM the user defines the mode of how the timestamp is updated:

TSV_UPD_MODE: = 0: Timestamp updated by setting bit TSV_UPD in register SHR_EXC

= 1: Timestamp automatically update with every second

TSV_UPD: = 0: No action

= 1: Update Time Stamp Value

The actual timestamp can be read from the following status registers:

SRR_TS_HOUR Bits 17:0 TS_Hour, 1 LSB = 1 hour

SRR_TS_MIN_SEC Bits 15:8 TS_MIN, 1 LSB = 1 minute

Bits 7:0 TS SEC. 1 LSB = 1 second

4.3 Backup

Backup handling in GP30 can be performed via firmware in the integrated CPU and an external EEPROM.

Please refer to the user manual volume 3 for details about this special function.

4.4 Clock Management

GP30 is typically equipped with two external clock sources. One for a low speed clock (32.768 kHz) via pins XIN_32KHZ & XOUT_32KHZ and the other one for a high speed clock (4 or 8 MHz) via pins XIN_4MHZ & XOUT_4MHZ.

Following clock operating modes can be distinguished:

- Low Power Mode
- Single Source Clocking Mode

4.4.1 Low Power Mode

Typically the GP30 operates in low power mode. In this mode the internal low speed clock is generated by the external source connected to pins XIN_32KHZ & XOUT_32KHZ. The high speed clock on pins XIN_4MHZ & XOUT_4MHZ is activated by internal control only when needed for measurement.

To support ultrasonic transducers with a frequency of up to 4MHz, the GP30 can also be sourced with a high speed clock of 8 MHz (Note: not suitable with UART).

Compared to a quartz, a ceramic resonator has the benefit of a short settling time which saves power consumption of GP30. On the other hand the clock needs to be calibrated in a cyclic order. This calibration can be triggered by the task sequencer or by an external command.

Important register

| CR_CPM | 0x0C5 | HS CLK ST: |
|--------|-------|---|
| | | Defines settling time for high speed clock |
| | | HS CLK SEL: |
| | | Defines the frequency of high speed clock |
| | | 1 7 0 1 |
| | | HSC_RATE: |
| | | Defines repetition rate for high speed clock calibration task |

HSC_RATE sets the high-speed clock calibration rate. O turns it off, higher values set the clock calibration every 2nd/5th/10th/20th/100th cycle trigger.

HS_CLK_SEL selects between a 4 MHz clock and an 8 MHz clock.

HCC_UPD: High-Speed Clock Calibration Update

0: No update in SRR_HCC_VAL

1: Updated value in SRR_HCC_VAL

Status register:

| 0x0E4 | SRR_HCC_VAL | High-Speed Clock Calibration Value |
|-------|-------------|------------------------------------|
|-------|-------------|------------------------------------|

The low speed clock can be sourced by a quartz or directly by an oscillator clock.


Table 4-1 Oscillator pins in low power mode


| Pin name | Clock source is passive quartz | Clock source is external oscillator | | |
|------------|---|---|--|--|
| LP_MODE | Not connected or connected to VCC | | | |
| XIN_32KHZ | Connected to a quest? | Left unconnected | | |
| XOUT_32KHZ | Connected to a quartz (32.768 kHz) | Connected to an oscillator clock (32.768 kHz) | | |
| XIN_4MHZ | Connected to a ceramic resonator (4 or 8 MHz) | | | |
| XOUT_4MHZ | | | | |

Connecting XIN_32KHZ & XOUT_32KHZ with a quartz:

Connecting XIN_4MHZ & XOUT_4MHZ with a resonator:







4.4.2 Single Source Clocking Mode

This mode is not recommended for applications, where low power is needed.


In single source clocking mode, no external low speed source is needed. The internal low speed clock is derived from high speed clock and is provided with a frequency of 32 kHz. For this reason the high speed clock is enabled all the time.

The high speed clock can be sourced by a quartz or directly by an oscillator clock.

Table 4-2 Oscillator pins in single source clocking mode

| Pin name | Cclock source is passive quartz | Clock source is external oscillator |
|------------|---------------------------------|---|
| LP_MODE | Connected to GND | |
| XIN_32KHZ | Connected to GND | |
| XOUT_32KHZ | Left unconnected | |
| XIN_4MHZ | Connected to a quartz | Left unconnected |
| XOUT_4MHZ | (4 or 8 MHz) | Connected to an oscillator clock (4 or 8 MHz) |

Connecting XIN_4MHZ & XOUT_4MHZ with a quartz:



R1 = 150 k
$$\Omega$$


C1, C2 = 10 pF
f(Quartz) = 4 or 8 MHz

4.5 Power Supply

4.5.1 Supply voltage

GP30 is a high-end mixed analog/digital device. Good power supply is mandatory for the chip to reach full performance. It should be high capacitive and of low inductance.

Figure 4-1



Low-series resistance from the same source should be applied to all VCC pins. All ground pins should be connected to a ground plane on the printed circuit board. The supply voltage should be provided by a battery or fixed linear voltage regulator. Do not use switched regulators to avoid disturbances caused by the add-on noise of this type of regulator. There is no need for regulated voltage for the GP30. The chip can also be driven directly with battery voltage.

There are also different VCC pins connected internally on the chip.

The measurement quality of a time-to-digital converter depends on good power supply. The chip mainly sees pulsed current and therefore sufficient bypassing is mandatory:

Recommendations:

VCC 68 to 100 μF VDD18_IN 22 μF

4.5.2 Current consumption

The current consumption of the total system is a very important parameter for heat and water meters. The demands are higher especially for water meters because the measurement rate needs to be higher. A typical measurement rate for a water meter should be in the range of 6 to 8 Hz. The architecture of the GP30 is especially designed to reach an extremely low operating current to allow the use of small battery sizes like 2/3 AA or AA cells.

The data given are given at VCC = 3.0 V. At VCC = 3.6 V the current will increase by roughly $2 \mu A$. Further, any communication vir serial interface will increase the current.

TDC-GP30 Vol. 1



The current consumption is the sum of the various parts and can be calculated in the following manner:

Table 4-3 Current calculation (VCC = 3.0 V, no communication)

| Stand-by current | I Standby | | 1.8 V LVDO (~ 1 μ A), 32 kHz oscillator and timer and control functions driven by the 32 kHz oscillator | 2.1 μΑ |
|---------------------|------------------|---|---|-----------------------|
| Operating current | lo | Itmu | Analog frontend: This is the current for a complete TOF_U/TOF_D measurement into the time measuring unit, the front end and the 4 MHz oscillator. <i>Itmu</i> = 1.3 mA during operation, but limited to the period of operation. The value depends on the configuration. | 0.47 μA @ 1 Hz |
| | Ісри | CPU current: Complete calculation of the flow of a TOF-UP/TOF-Down time pair, including all necessary tasks (plausibility checks, flow calculation, temperature calculation, non-linear correction, etc.). The value depends on the configuration and firmware complexity. | 0.3 μA @ 1 Hz | |
| | | lτ | The current (charge) for a complete temperature measurement is typ.2.5µAs with two PT1000 in two-wire connection. In heat meters the temperature is measured typically once every 30 seconds. | 0.085 μA @ 1/30 Hz |

While Heat meters typically run with 2 Hz, in water meters a higher measurement rate of 6 to 8 Hz is needed. Intelligent software will also take care of zero flow situations when the measurement rate can be reduced (estimated 90 % of time for water meters).

The following table shows the estimated current consumption in various applications:

Table 4-4 Current consumption examples (measured values @ VCC = 3.0V)

| Heat meter | 2 Hz measure rate + 2 external temperature sensors | | |
|----------------|---|----------------------------|--------|
| Water meter | 2 Hz measure rate | | 4.9 μΑ |
| | 8 Hz measure rate | | 9.5 μΑ |
| | 8 Hz with flow, 2 Hz with no flow, ratio 10% / 90% | 0.1x 9.5 μA + 0.9 x 4.9 μA | 5.4 μΑ |

4.6 Voltage Measurement

The voltage measurement is the only measurement task which is performed directly in supervisor and not in frontend processing. It's automatically executed if VM_RATE > 0. The value of VCC is measured and can be compared to a low battery threshold.

Important registers

| CR_CPM | 0x0C5 | VM_RATE: Defines repetition rate for voltage measurement task LBD_TH: Defines the low battery threshold |
|-------------|-------|---|
| SRR_VCC_VAL | 0x0E5 | Value of VCC can be read out from here |



5 Remote Port Interfaces

The GP30 is able to operate in flow meter mode or in time conversion mode.

In flow meter mode a remote port interface is needed to program the GP30. In time conversion mode a remote port interface is needed to configure and for measure communication with the GP30. The remote port interface can be selected as an **SPI** or as a **UART** interface by the pin UART_SEL. The function of the five remote port pins depends on the port selection:

| Pin Name | SPI | UART |
|------------|----------|------------|
| UART_SEL | 0 | 1 |
| SSN_GPIO2 | SSN [I] | GPIO2 [IO] |
| MOSI_GPIO3 | MOSI [I] | GPIO3 [IO] |
| SCK_RXD | SCK [I] | RXD [I] |
| MISO_TXD | MISO [O] | TXD [O] |
| INTN_DIR | INTN [O] | DIR [O] |

5.1 SPI Interface

The SPI interface of the GP30 is able to operate as a slave in a multi-slave SPI bus working in SPI mode 1.

SPI mode 1 (CPOL = 0, CPHA = 1) is defined as follows:

- Idle State of SCK is LOW
- Data is sent in both directions with rising edge of SCK
 Data is latched on both sides with falling edge of SCK

Slave select (SSN) and slave interrupt (INTN) are low active.

5.2 UART Interface

The GP30 can also use a universal asynchronous receive/transmit interface. This is mainly used for data transfer via long cables. This UART always works in half duplex. Remote requests from external controller are always acknowledged by the GP30. Also, the GP30 is able to send messages by itself.

UART - Framing

- Little endian: LSB (least significant bit) und LSByte (least significant byte) first
- Inter byte gap needed
- Incremental write & read to memories

UART CRC Generation

- Default Polynomial: $X^{16} + X^{12} + X^5 + 1$ (CRC16-CCITT)
- Data byte & CRC in reverse order (little endian)
- Initial Value: 0xFFFF
- User definable CRC polynomial

UART -Error handling

- Wrong CRC (cyclic redundancy check)
- Collision handling
- Unknown commands
- Inter-byte gap too large
- Wrong start or stop bit

UART Messaging Mode

The UART can be configured to operate in a messaging mode, transferring measurement results, triggered by measure cycle or by firmware decision. Optionally a wakeup byte can be send before a message is transferred.

UART Baud Rates

The GP30 is able to operate with a low baud rate (4,800 baud) or one of 4 different high baud rates of up to 115,200.

The baud rate can be changed with the baud rate command by the remote control. Before changing to a new baud rate, the remote control first has to receive an acknowledge message from the GP30 with the current baud rate.

A low baud rate is typically used for

Initial communication

A high baud rate is typically used for

- Programming firmware code & data to GP30
- Messaging measurement results in flow meter mode

The baud rate generation in GP30 can be derived from low speed clock LSO (32.768 kHz) or high speed clock HSO (4 MHz).

For baud rates which are derived from HSO, this clock has to be activated by writing 0b10 to HSO_MODE in **SHR_RC** register before starting remote communication with new baud rate. For messaging mode the baud rate can be separately configured to operate in a high baud rate.

| | Baud Rate Command | 32.768 kHz | 4 MHz | Baud Rate |
|----------------|----------------------|------------|-----------|-----------|
| Low Baud Rate | RC_BRC_LOW | supported | supported | 4800 |
| High Baud Rate | RC_BRC_H00 | not | | 19200 |
| | RC_BRC_H01 | supported | | 38400 |
| | RC_BRC_H10 | | | 57600 |
| | RC_BRC_H11 | | | 115200 |



5.3 Remote Communication (Opcodes)

A remote control always starts communication with the GP30 by sending a remote command RC_..._.. (see the list of possible commands below) as the first byte of a remote request, independently from the selected interface. In case of the UART a 2-byte CRC follows. It is always followed by an acknowledge of the GP30 with a 2-byte CRC included. Acronyms:

| RC | Remote Command | (1 Byte) |
|------------|---------------------------------|-----------|
| RAA_ADR | Random Access Area Address | (1 Byte) |
| RAA_BL | Random Access Area Block Length | (1 Byte) |
| RAA_WDx_Bx | Random Access Area Write Data | (4 Bytes) |
| RAA_RDx_Bx | Random Access Area Read Data | (4 Bytes) |
| FWC_ADR | FW Code Memory Address | (2 Bytes) |
| FWC_BL | FW Code Memory Block Length | (1 Byte) |
| FWC_WDx_Bx | FW Code Memory Write Data | (1 Byte) |
| MD_LEN | Message Data Length | (1 Byte) |
| MD_Bx | Message Data | (4 Bytes) |
| MC_ | Message Command | (1 Byte) |
| CRC | Cyclic Redundancy Check | (2 Bytes) |

5.4 Opcodes

Resets & Inits

| Remote Command | Code | SPI | UART | Description |
|-------------------|------|-----|------|---|
| RC_SYS_RST | 0x99 | X | X | Resets GP30 completely |
| RC_SYS_INIT | 0x9A | X | X | Resets whole GP30 without configuration registers |
| RC_CPU_INIT | 0x9B | Χ | X | Resets CPU |
| RC_SV_INIT | 0x9C | X | X | Resets Supervisor |
| RC_FEP_INIT | 0x9D | X | X | Resets Frontend Processing |

| SPI | | | |
|-------------|--------|--------|--|
| Remote requ | uest | Answer | |
| Command | RC_xxx | | |

| UART | | | | | | |
|------------|--------|------------|---------|--|--|--|
| Remote req | uest | GP30 Ackno | owledge | | | |
| Command | RC_xxx | | | | | |
| CRC | CRC_B0 | 1 | | | | |
| | CRC_B1 |] | | | | |
| | | Command | RC_xxx | | | |
| | | CRC | CRC B0 | | | |

Memory Access

| Remote Command | Code | SPI | UART | Description |
|----------------|------|-----|------|--------------------------------|
| RC_RAA_WR | 0x5A | Χ | X | Write to RAM or register area |
| | 0x5B | | | Write to FW data area (NVRAM) |
| RC_RAA_RD | 0x7A | Χ | X | Read from RAM or register area |
| | 0x7B | | | Read from FW data area (NVRAM) |
| RC_FWC_WR | 0x5C | Χ | X | Write to FW code area (NVRAM) |

The least significant bits of remote commands RC_RAA_WR, RC_RAA_RD correlate to the most significant bit of the RAA address RAA_ADR[8]. RAA_ADR[7:0] are defined in a separate address byte.

CRC B1

Acknowledge

RC_RAA_WR


CRC_B0 CRC_B1

CRC

RAA Write

| SPI | | | UART | | |
|------------|-------------------|--------|------------|------------|-----------|
| Remote rec | _l uest | Answer | Remote red | quest | GP30 Ackn |
| Command | RC_RAA_WR | | Command | RC_RAA_WR | |
| Address | RAA_ADR | - | Address | RAA_ADR | |
| | | - | Length | RAA_BL | |
| Write data | RAA_WD0_B3 | | Write data | RAA_WD0_B0 | 1 |
| | RAA_WD0_B2 | | | RAA_WD0_B1 | |
| | RAA_WD0_B1 | 1 | | RAA_WD0_B2 | |
| | RAA_WD0_B0 | | | RAA_WD0_B3 | |
| | RAA_WD1_B3 | | | RAA_WD1_B0 | |
| | | | | | |
| | RAA_WDx_B0 | | | RAA_WDx_B3 | |
| | • | - | CRC | CRC_B0 | |
| | | | | CRC_B1 | |
| | | | | | Command |

RAA Read



FWC Write

| SPI | | UART | | | | |
|----------------|------------|--------|----------------|------------|---|-----------|
| Remote request | | Answer | Remote request | | GP30 Ackno | wledge |
| Command | RC_FWC_WR | | Command | RC_FWC_WR | | |
| Address | FWC_ADR_B1 | 1 | Address | FWC_ADR_B0 | | |
| | FWC_ADR_B0 | | | FWC_ADR_B1 | | |
| | |] | Length | FWC_BL |] | |
| Write data | FWC_WD0 | | Write data | FWC_WD0 | | |
| | FWC_WD1 | | | FWC_WD1 | | |
| | FWC_WD2 | | | FWC_WD2 | | |
| | | | | | | |
| | FWC_WDx |] | 000 | FWC_WDx | | |
| | | | CRC | CRC_B0 | | |
| | | | | CRC_B1 | C = == == = = = = = = = = = = = = = = = | |
| | | | | | Command | RC_FWC_WF |



| CRC | CRC_B0 |
|-----|--------|
| | CRC_B1 |
| | |

Measurement Task Request

| Remote Command | Code | SPI | UART | Description |
|----------------|------|-----|------|----------------------|
| RC_MT_REQ | 0xDA | Χ | X | Measure Task Request |

The Measure Task Request is followed by an extended command EC_MT_REQ which defines the requested measure task(s):

| Extended Command | Description |
|------------------|--|
| | Measure Task Request |
| | EC_MT_REQ [0]: Vcc Voltage Measurement |
| | EC_MT_REQ [1]: not used |
| | EC_MT_REQ [2]: Time Of Flight Measurement |
| EC_MT_REQ | EC_MT_REQ [3]: Amplitude Measurement |
| | EC_MT_REQ [4]: Amplitude Measurement Calibration |
| | EC_MT_REQ [5]: Temperature Measurement |
| | EC_MT_REQ [6]: High Speed Clock Calibration |
| | EC_MT_REQ [7]: Zero Cross Calibration |

| SPI | | | UART | | | |
|------------|-----------|--------|-------------|-----------|------------|--------|
| Remote req | uest | Answer | Remote requ | est | GP30 Ackno | wledge |
| Command | RC_MT_REQ | | Command | RC_MT_REQ | | |
| Extended | EC_MT_REQ | | Extended | EC_MT_REQ | 1 | |
| | | , | CRC | CRC_B0 | 1 | |
| | | | | CRC_B1 | 1 | |
| | | | | • | Command | RC_x |

Command RC_xxx
CRC CRC_B0
CRC_B1

Debug & System Commands

| Remote Command | Code | SPI | UART | Description |
|---------------------|------|-----|------|---|
| RC_BM_RLS | 0x87 | X | X | Bus Master Release |
| RC_BM_REQ | 0x88 | X | X | Bus Master Request |
| RC_MCT_OFF | 0x8A | X | Χ | Measure Cycle Timer Off |
| RC_MCT_ON | 0x8B | X | Χ | Measure Cycle Timer On |
| RC_GPR_REQ | 0x8C | X | Χ | General Purpose Request |
| RC_IF_CLR | 0x8D | Х | Χ | Interrupt Flags Clear |
| RC_COM_REQ | 0x8E | Х | Χ | Communication Request |
| RC_DBG_STEP | 0xB1 | X | Χ | Single step of program code in debug mode |
| RC_FW_CHKSUM 0xB8 X | | X | Χ | Builds checksum of all FW memories |

| SPI | | UART | | |
|----------------|-----------------------|------|------------------|--|
| Remote request | Remote request Answer | | GP30 Acknowledge | |

Ultrasonic Flow Converter

Vol. 1 TDC-GP30

| Command | RC xxx |
|---------|----------|
| Communa | 110_7001 |

| Command | RC_xxx |
|---------|--------|
| CRC | CRC_B0 |
| | CRC B1 |

| Command | RC_xxx |
|---------|--------|
| CRC | CRC_B0 |
| | CRC_B1 |

Band Rate Change

| Remote Command | Code | SPI | UART | Description |
|----------------|------|-----|------|----------------------------|
| RC_BRC_LOW | 0xA0 | | Х | Change to Low Baud Rate |
| RC_BRC_H00 | 0xA4 | | Х | Change to High Baud Rate 0 |
| RC_BRC_H01 | 0xA5 | | Х | Change to High Baud Rate 1 |
| RC_BRC_H10 | 0xA6 | | Х | Change to High Baud Rate 2 |
| RC_BRC_H11 | 0xA7 | | Х | Change to High Baud Rate 3 |

| UART | | | | | |
|-------------|------------------|------------|------------------|--|--|
| Remote requ | ıest | GP30 Ackno | GP30 Acknowledge | | |
| Command | RC_xxx | | | | |
| CRC | CRC_B0 CRC_B1 | | | | |
| | | Command | RC_xxx | | |
| | | CRC | CRC_B0 CRC_B1 | | |

UART Messages

| Message | Code | SPI | UART | Description |
|-------------|------|-----|------|---------------------------|
| MC_MSQ_IRQ | 0xA8 | | X | Message Interrupt Request |
| MC_MSG_DATA | 0xAA | | X | Message Data |
| MC_COM_ERR | 0xAB | | X | Communication Error |

Message Interrupt Request

| GP30 Message | | | | |
|-----------------|------------|--|--|--|
| Message code | MC_MSG_IRQ | | | |
| CRC | CRC_B0 | | | |
| | CRC_B1 | | | |

Communication Error

| GP30 Message | | | | |
|--------------|------------|--|--|--|
| Message | MC_COM_ERR | | | |
| code | | | | |
| Payload | EM_COM_ERR | | | |
| CRC | CRC_B0 | | | |
| | CRC_B1 | | | |

Communication Error EM_COM_ERR:

Message Data

| GP30 Message | | | | |
|-----------------|-------------|--|--|--|
| Message code | MC_MSG_DATA | | | |
| Payload | MD_LEN | | | |
| | MD0_B0 | | | |
| | MD0_B1 | | | |
| | MD0_B2 | | | |
| | MD0_B3 | | | |
| | MD1_B0 | | | |
| | | | | |
| | MDx_B3 | | | |
| CRC | CRC_B0 | | | |
| | CRC B1 | | | |

TDC-GP30 Vol. 1



EM_COM_ERR [0] = Collision

EM_COM_ERR [1] = Unknown command

EM_COM_ERR [2] = CRC error

EM_COM_ERR [3] = Inter-byte gap too long

EM_COM_ERR [4] = Start / stop bit not detected

5-7





6 General Purpose IO Unit

The General Purpose IO Unit supports up to 7 GPIOs which can be used for different internal signals and/or interfaces. Dependent on package size and remote interface, following GPIOs are available (signed by X):

| GPIO <i>x</i> | 32pin / SPI | 32pin / UART | 40pin / SPI | 40pin / UART |
|---------------|-------------|--------------|-------------|--------------|
| GPIO0 | X | X | X | X |
| GPIO1 | X | X | X | X |
| GPIO2 | | Х | | X |
| GPIO3 | | Х | | X |
| GPIO4 | | | X | X |
| GPIO5 | | | X | X |
| GPIO6 | | | X | X |

Following GPIO assignments are possible if pins are available (as defined above):

| | E2P_MODE | 00 | 00 | | | | | |
|-------|----------|----------|----------|-----------|---------|--------------|--|--|
| | GPx_DIR | 01/10/11 | 00 (OUT) | 00 (OUT) | | | | |
| Pin | GPx_SEL | - | 00 | 01 | 10 | 11 | | |
| GPIO0 | | GPI[0] | GPO[0] | PI_PULSE | LS_CLK | US_FIRE | | |
| GPIO1 | | GPI[1] | GPO[1] | PI_DIR | ERROR_N | US_DIR | | |
| GPIO2 | | GPI[2] | GPO[2] | PI_PULSE | TSQ_BSY | LS_CLK | | |
| GPIO3 | | GPI[3] | GPO[3] | PI_DIR | TSQ_BSY | ERROR_N | | |
| GPIO4 | | GPI[4] | GPO[4] | US_IFC_EN | TSQ_BSY | US_FIRE_BUSY | | |
| GPIO5 | | GPI[5] | GPO[5] | PI_PULSE | LS_CLK | US_IFC_EN | | |
| GPIO6 | | GPI[6] | GPO[6] | PI_DIR | ERROR_N | US_RCV_EN | | |

The assignment of the GPIOs has to be configured by

• GPx_DIR & GPx_SEL (x = 0..6) in CR_GP_CTRL

• E2P_MODE in CR_PI_E2P

Registered general purpose signals:

GPI[6:0]: General Purpose Inputs readable via SRR_GPI
 GPO[6:0]: General Purpose Outputs writable via SHR_GPO

Pulse interface signals (for more details, see section below):

PI_PULSE: Pulse Interface Out (for more details, see section below)

PI_DIR: Pulse Interface Direction (for more details, see section below)

Ultrasonic measurement signals, suitable for extended circuits outside GP30, e.g. gas meter applications:

US_IFC_EN: Signalizes time when ultrasonic interface is enabled
 US_DIR: Direction of ultrasonic measurement (up / down)

US_FIRE_BUSY: Signalizes time while fire burst is sent

US FIRE: Ultrasonic fire burst

US_RCV_EN: Signalizes time while detection of receive burst is enabled

Other signals:

LS_CLK: Low speed clock of GP30 (32,768 kHz)
 TSQ_BUSY: Signalizes time while task sequencer is busy

ERROR_N: Signalizes error state (low active)

6.1 Pulse Interface

The pulse interface for flow indication is a separate, independent unit integrated in the GPIO unit which can be programmed and updated via RAM registers by the:


GP30 internal 32-Bit CPU

or

External µController via remote interface

The meaning of a single pulse (pulse valence) and the update rate of the interface can be configured.

Figure 6-1



Configuration of the pulse output

The pulse interface outputs can provided via GPIO0/GPIO1 (optionally via GPIO2/GPIO3 or GPIO5/GPIO6) . There are two possible output formats, selectable by **PI_OUT_MODE**.




PI_OUT_MODE=0

GPIO0 = Pulse output, provides the pulses, indicating flow

GPIO1 = Direction output, provides the direction of the measured flow rate, indicating positive/negative flow

Figure 6-2



PI_OUT_MODE=1

GPIO0 = Pulse output, positive direction, issued for flow direction forward GPIO1 = Pulse output, negative direction, issued for flow direction reverse





PI_TPW: Pulse width in multiples of 0.97656 ms (= period of 1024 Hz generated by 32.768 kHz clock), configurable from 1ms to 255 ms.

PI_MODE and PI_TPW are initial parameters, which are typically configured once.

The general FW library of GP30 provide subroutines for pulse interface initialization dependent on following application parameter:

- TOF measure cycle time
- Pulse valence (ratio pulses/liter)
- Maximum flow

For more details please refer to DB_GP30Y_Vol2.

6.2 EEPROM Interface

The EEPROM interface for an external memory extension (e.g. for backup purpose) is a separate, independent unit, integrated in the GPIO unit, which can be controlled by firmware of the integrated CPU.

The EEPROM interface is a master interface suited for a single two-wire connection to an I2C compatible EEPROM in fast mode (400 k). It does not support I2C spike suppression or output slope control.

E2P_SCL: Serial clock line

E2P_SDA: Serial data line (bidirectional)

The assignment of E2P signal lines to GPIOs can be configured by **E2P_MODE** in **CR_PI_E2P** as follows:

| E2P_MODE | 00 | 01 | 10 | 11 |
|----------|----|---------|---------|---------|
| GPIO0 | | E2P_SCL | *) | *) |
| GPIO1 | | E2P_SDA | *) | *) |
| GPIO2 | | *) | E2P_SCL | *) |
| GPIO3 | *) | *) | E2P_SDA | *) |
| GPIO4 | | | *) | |
| GPIO5 | | *) | *) | E2P_SCL |
| GPIO6 | | *) | *) | E2P_SDA |

^{*)} as configured by **GPx_DIR** & **GPx_SEL** (see above)

A 7-bit slave address of external EEPROM can be configured by **E2P_ADR** in **CR_PI_E2P**. With **E2P_PU_EN** in **CR_PI_E2P** internal pullup resistors can connected to both EEPROM signal lines.

The general FW library of GP30 provide subroutines for EEPROM communication. For more details, please refer to DB_GP30Y_Firmware.




7 Memory Organization & CPU

Besides operation as a pure converter, the GP30 has a 32-bit CPU and appropriate memory integrated to perform data post-processing like flow calculation and temperature calculation. In this volume 1 datasheet the focus is on the time conversion mode. The description of the memory and CPU is brief and for overview purposes only – please refer to volume 2 for details on CPU and programming..


The following diagram shows the memory organization and how the frontend, the CPU and the remote interface interact.

Figure 7-1 Memory organization




The chip is configured by writing to the register area in the RAM via the remote interface. After completion of a measurement, the frontend writes the various results for time-of-flight, temperature, amplitude, pulse width and voltage into the front end data buffer (FDB, see section 7.2.1 in the RAM. From there the user can read the raw data via the remote interface. This is the normal mode of operation in time conversion mode.

Figure 7-2 Time Conversion Mode



In the case of flow meter mode, the frontend processing would be followed by a post processing in CPU. Controlled by post processing a subsequent remote communication could be initiated, if desired.

Figure 7-3 Flow Meter Mode




Any programmable firmware has to be stored in a non-volatile 4k NVRAM. Additionally, many functions are already implemented as ROM routines. The CPU uses the RAM to do its calculations and to write the final results. Configuration and calibration data is stored in the firmware data memory as a part of the random access area.

The firmware code memory and the firmware data memory are zero static power NV RAMs. It is not necessary to switch them down to save operation current.



7.1 Program Area

Program area consists of two memory parts: A 4-kbyte NVRAM for re-programmable program code, and a 4-kbyte ROM with read-only program code.



The firmware code in re-programmable NVRAM memory consists of:

- A USER part which can be programmed by customer (green colored)
- An ACAM part, pre-programmed by ACAM including general subroutines addressable by customer.

The available size of USER Firmware (FWU) is defined in register **SRR_FWU_RNG** which can be read by customer. The USER firmware has also a 4-byte reserved area at the end of the code memory, which can be used to implement a revision number. The revision can be read via register **SRR_FWU_REV**. Additionally the revision of ACAM firmware can be read via **SRR_FWA_REV**.

The firmware code in read-only ROM memory includes system subroutines (bootloader, checksum generation) and general subroutines which are also addressable by customer. It also handles initial check of CPU requests set in **SHR_CPU_REQ** register. For more details on FW program development, please refer to DB_GP30Y_Firmware.

4

7.2 Random Access Area (RAA)

The random access area can be seperated into 3 sections:

- Random access memory (RAM) storing volatile firmware data and including frontend data buffer
- Register area
- Non-volatile RAM (NVRAM) storing non-volatile firmware data

The RAA has the following structure:

| IP | Address | DWORD | Section | Descriptio | n | RI |
|------------------------------|-------------|-------|------------------|---------------------------|----------------------------|----|
| | 0x000–0x07F | 128 | FWV | Firmware | variables | RW |
| | 0x080-0x087 | 8 | FDB | Frontend I | Data Buffer | RW |
| RAM 176*32 | 0x088-0x09B | 20 | FDB / (FWV) | Frontend I Firmware | Data Buffer / variables | RW |
| 170 32 | 0x09C-0x09F | 4 | FWV | Firmware | variables | RW |
| | 0x0A0-0x0AF | 16 | FWV or (TEMP) | Firmware Temporary | variables or variables | RW |
| | 0x0B0-0x0BF | 16 | NU | not used | | - |
| | 0x0C0-0x0CF | 16 | CR | Configurati | on Registers | RW |
| Direct Mapped Register | 0x0D0-0x0DF | 16 | SHR | System Ha | andling Registers | RW |
| | 0x0E0-0x0EF | 16 | SRR | Status & Result Registers | | RO |
| | 0x0F0-0x0F7 | 8 | NU | not used | | - |
| | 0x0F8-0x0FB | 4 | DR | Debug Registers | | RO |
| | 0x0FC-0x0FF | 4 | NU | Not used | | - |
| | 0x100-0x11F | 32 | FWD1 | Firmware data | | RW |
| | 0x120-0x16B | 76 | FWD2 | Firmware data | | RW |
| | 0x16C-0x17A | 15 | | CD | Configuration Data | RW |
| NVRAM | 0x17B | 1 | | BLD_RL S | Bootloader Release | RW |
| 128*32 | 0x17C | 1 | | FWD1 Che | ecksum | RW |
| | 0x17D | 1 | | FWD2 Checksum | | RW |
| | 0x17E | 1 | | FWU Ched | cksum | RW |
| | 0x17F | 1 | FW_CS | FWA Chec | ksum | RW |
| | 0x180-0x1FF | 128 | NU | Not used | Not used | |

RI = Remote Interface

A detailed CPU and NVRAM memory description is given in datasheet volume 2.



The configuration data is described in section 7.3, the system handling registers in section 7.4.

Finally, the application specific data could be e.g. mechanical dimensions of the spool piece like surface area, total length, measure length etc.

7.2.1 Frontend data buffer

The front end data buffer is used by the time-of-flight measurement and the temperature measurement in parallel. Depending on which measurement has been executed, the RAM has the following content:

Time-of-flight measurement:

Table 7-1 RAM addresses TOF data

| Name | Description |
|-----------------------------|--|
| FDB_US_TOF_SUM_OF_ALL_ U | Ultrasonic TOF Sum of All Value Up |
| FDB_US_PW_U | Ultrasonic Pulse Width Ratio Up |
| FDB_US_AM_U | Ultrasonic Amplitude Value Up |
| FDB_US_AMC_VH | Ultrasonic Amplitude Calibrate Value High |
| FDB_US_TOF_SUM_OF_ALL_ D | Ultrasonic TOF Sum of All Value Down |
| FDB_US_PW_D | Ultrasonic Pulse Width Ratio Down |
| FDB_US_AM_D | Ultrasonic Amplitude Value Down |
| FDB_US_AMC_VL | Ultrasonic Amplitude Calibrate Value Low |
| FDB_US_TOF_0_U | Ultrasonic TOF Up Value 0 |
| FDB_US_TOF_1_U | Ultrasonic TOF Up Value 1 |
| FDB_US_TOF_2_U | Ultrasonic TOF Up Value 2 |
| FDB_US_TOF_3_U | Ultrasonic TOF Up Value 3 |
| FDB_US_TOF_4_U | Ultrasonic TOF Up Value 4 |
| FDB_US_TOF_5_U | Ultrasonic TOF Up Value 5 |
| FDB_US_TOF_6_U | Ultrasonic TOF Up Value 6 |
| FDB_US_TOF_7_U | Ultrasonic TOF Up Value 7 |
| FDB_US_TOF_0_D | Ultrasonic TOF Down Value 0 |
| FDB_US_TOF_1_D | Ultrasonic TOF Down Value 1 |
| FDB_US_TOF_2_D | Ultrasonic TOF Down Value 2 |
| FDB_US_TOF_3_D | Ultrasonic TOF Down Value 3 |
| FDB_US_TOF_4_D | Ultrasonic TOF Down Value 4 |
| FDB_US_TOF_5_D | Ultrasonic TOF Down Value 5 |
| FDB_US_TOF_6_D | Ultrasonic TOF Down Value 6 |
| FDB_US_TOF_7_D | Ultrasonic TOF Down Value 7 |
| | FDB_US_TOF_SUM_OF_ALL_U FDB_US_PW_U FDB_US_AM_U FDB_US_AMC_VH FDB_US_TOF_SUM_OF_ALL_D FDB_US_PW_D FDB_US_AM_D FDB_US_AMC_VL FDB_US_TOF_0_U FDB_US_TOF_2_U FDB_US_TOF_3_U FDB_US_TOF_4_U FDB_US_TOF_6_U FDB_US_TOF_0_D FDB_US_TOF_0_D FDB_US_TOF_1_D FDB_US_TOF_2_D FDB_US_TOF_3_D FDB_US_TOF_3_D FDB_US_TOF_3_D FDB_US_TOF_3_D FDB_US_TOF_4_D FDB_US_TOF_4_D FDB_US_TOF_5_D FDB_US_TOF_5_D FDB_US_TOF_5_D |

Temperature measurement:

Table 7-2 RAM address temperature measurement data

| RAA Address | Name | Description |
|-------------|---------------------|---|
| 0x080 | FDB_TM_PP_M1 | Schmitt trigger delay Compensation Value |
| 0x081 | FDB_TM_PTR_RAB_M1 | PT Ref: Impedance Value |
| 0x082 | FDB_TM_PTC_CAB_M1 | PT Cold: Impedance Value |
| 0x083 | FDB_TM_PTH_HAB_M1 | PT Hot: Impedance Value |
| 0x084 | FDB_TM_PTR_RA_M1 | PT Ref: 1 st Rds(on) correction Value |
| 0x085 | FDB_TM_PP_M2 | Schmitt trigger delay Compensation Value |
| 0x086 | FDB_TM_PTR_RAB_M2 | PT Ref: Impedance Value |
| 0x087 | FDB_TM_PTC_CAB_M2 | PT Cold: Impedance Value |
| 0x088 | FDB_TM_PTH_HAB_M2 | PT Hot: Impedance Value |
| 0x089 | FDB_TM_PTR_RA_M2 | PT Ref: 1st Rds(on) correction Value |
| 0x08A | FDB_TM_PTR_4W_RB_M1 | PT Ref: 2 nd Rds(on) correction Value |
| 0x08B | FDB_TM_PTC_4W_CA_M1 | PT Cold: 1st Rds(on) correction Value |
| 0x08C | FDB_TM_PTC_4W_CB_M1 | PT Cold: 2 nd Rds(on) correction Value |
| 0x08D | FDB_TM_PTC_4W_AC_M1 | PT Cold: 3 rd Rds(on) correction Value |
| 0x08E | FDB_TM_PTC_4W_BC_M1 | PT Cold: 4 th Rds(on) correction Value |
| 0x08F | FDB_TM_PTH_4W_HA_M1 | PT Hot: 1st Rds(on) correction Value |
| 0x090 | FDB_TM_PTH_4W_HB_M1 | PT Hot: 2 nd Rds(on) correction Value |
| 0x091 | FDB_TM_PTH_4W_AH_M1 | PT Hot: 3 rd Rds(on) correction Value |
| 0x092 | FDB_TM_PTH_4W_BH_M1 | PT Hot: 4 th Rds(on) correction Value |
| 0x093 | FDB_TM_PTR_4W_RB_M2 | PT Ref: 2 nd Rds(on) correction Value |
| 0x094 | FDB_TM_PTC_4W_CA_M2 | PT Cold: 1st Rds(on) correction Value |
| 0x095 | FDB_TM_PTC_4W_CB_M2 | PT Cold: 2 nd Rds(on) correction Value |
| 0x096 | FDB_TM_PTC_4W_AC_M2 | PT Cold: 3 rd Rds(on) correction Value |
| 0x097 | FDB_TM_PTC_4W_BC_M2 | PT Cold: 4 th Rds(on) correction Value |
| 0x098 | FDB_TM_PTH_4W_HA_M2 | PT Hot: 1st Rds(on) correction Value |
| 0x099 | FDB_TM_PTH_4W_HB_M2 | PT Hot: 2 nd Rds(on) correction Value |
| 0x09A | FDB_TM_PTH_4W_AH_M2 | PT Hot: 3 rd Rds(on) correction Value |
| 0x09B | FDB_TM_PTH_4W_BH_M2 | PT Hot: 4 th Rds(on) correction Value |

The values at the shaded addresses (0x08A - 0x09B) are only posted if **TM_WIRE_MODE** is set to 4-wire in **CR_TM**.

7.2.2 Configuration Registers



The TDC-GP30 has 16 configuration registers with 32 bit.

| Address | Register | Description |
|---------|------------|---|
| 0x0C0 | CR_WD_DIS | Watchdog Disable |
| 0x0C1 | CR_PI_E2C | Pulse Interface |
| 0x0C2 | CR_GP_CTRL | General Purpose Control |
| 0x0C3 | CR_UART | UART Interface |
| 0x0C4 | CR_IEH | Interrupt & Error Handling |
| 0x0C5 | CR_CPM | Clock & Power Management |
| 0x0C6 | CR_MRG_TS | Measure Rate Generator & Task Sequencer |
| 0x0C7 | CR_TM | Temperature Measurement |
| 0x0C8 | CR_USM_PRC | USM: Processing |
| 0x0C9 | CR_USM_FRC | USM: Fire & Receive Control |
| 0x0CA | CR_USM_TOF | USM: Time of Flight |
| 0x0CB | CR_USM_AM | USM: Amplitude Measurement |
| 0x0CC | CR_TRIM1 | Trim Parameter |
| 0x0CD | CR_TRIM2 | Trim Parameter |
| 0x0CE | CR_TRIM3 | Trim Parameter |
| 0x0CF | not used | not used |

7.2.3 System Handling Registers (SHR)

| Address | Register | Description |
|---------|---------------------------|--|
| 0x0D0 | SHR_TOF_RATE | Time-of-Flight rate |
| 0x0D1 | not used | not used |
| 0x0D2 | not used | not used |
| 0x0D3 | SHR_GPO | General Purpose Out |
| 0x0D4 | SHR_PI_NPULSE | Pulse Interface Number of Pulses |
| 0x0D5 | SHR_PI_TPA | Pulse Interface Time Pulse Distance |
| 0x0D6 | SHR_PI_IU_TIME | Pulse Interface Internal Update Time Distance |
| 0x0D7 | SHR_PI_IU_NO | Pulse Interface Number of internal Update |
| 0x0D8 | SHR_TOF_START_HIT_D LY | Start Hit Release Delay |
| 0x0D9 | SHR_ZCD_LVL | Zero cross detection, level |
| 0x0DA | SHR_ZCD_FHL_U | Zero Cross DetectionFirst Hit Level Up |
| 0x0DB | SHR_ZCD_FHL_D | Zero Cross DetectionFirst Hit Level Down |
| 0x0DC | SHR_CPU_REQ | CPU Requests |
| 0x0DD | SHR_EXC | Executables |

| Address | Register | Description |
|---------|-----------------|-----------------------------|
| 0x0DE | SHR_RC | Remote Control |
| 0x0DF | SHR_FW_TRANS_EN | Firmware Transaction Enable |

7.2.4 Status & Result Registers

| Address | Register | Description |
|---------|-----------------|-------------------------------------|
| 0x0E0 | SRR_IRQ_FLAG | Interrupt Flags |
| 0x0E1 | SRR_ERR_FLAG | Error Flags |
| 0x0E2 | SRR_FEP_STF | Frontend Processing Status Flags |
| 0x0E3 | SRR_GPI | General Purpose In |
| 0x0E4 | SRR_HCC_VAL | High-Speed Clock Calibration Value |
| 0x0E5 | SRR_VCC_VAL | Voltage of VCC |
| 0x0E6 | SRR_TSV_HOUR | Time Stamp Value: Hours |
| 0x0E7 | SRR_TSV_MIN_SEC | Time Stamp Value: Minutes & Seconds |
| 0x0E8 | SRR_TOF_CT | Time Of Flight Cycle Time |
| 0x0E9 | SRR_TS_TIME | Task Sequencer Time |
| 0x0EA | SRR_MSC_STF | Miscellaneous Status Flags |
| 0x0EB | SRR_E2P_RD | EEPROM Read Data |
| 0x0EC | SRR_FWU_RNG | Range Firmware Code User |
| 0x0ED | SRR_FWU_REV | Revision Firmware Code User |
| 0x0EE | SRR_FWA_REV | Revision Firmware Code ACAM |
| 0x0EF | SRR_LSC_CV | Low Speed Clock Value |

7.2.5 Debug Registers

| Address | Register | Description |
|---------|----------|-----------------------------|
| 0x0F8 | DR_ALU_X | ALU Register X |
| 0x0F9 | DR_ALU_Y | ALU Register Y |
| 0x0FA | DR_ALU_Z | ALU Register Z |
| 0x0FB | DR_CPU_A | ALU Flags & Program Counter |



7.3 Configuration Registers

7.3.1 CR_WD_DIS (Watchdog Disable)

0x0C0

| | Bit | Description | Format | Reset |
|---|------|--|--------|----------------|
| • | 31:0 | WD_DIS: Watchdog Disable Code to disable Watchdog: 0x48DB_A399, Write only register. Status of watchdog can be checked in WD_DIS in register SRR_MSC_STF | BIT32 | 0xAF0 A7435 |

7.3.2 CR_PI_E2P (Pulse & EEPROM Interface)

| Bit | Description | Format | Reset |
|-------|---|---------------|-------|
| 31:22 | Not used | | |
| 21 | E2P_PU_EN: EEPROM Interface Pull-up Enable | BIT | B0 |
| 20:14 | E2P_ADR: EEPROM Interface Slave Address | BIT7 | 0 |
| 13:12 | E2P_MODE: EEPROM Interface Mode 00: EEPROM interface disabled 01: EEPROM interface enabled on GPIO 0/1 10: EEPROM interface enabled on GPIO 2/3 (only if UART remote interface) 11: EEPROM interface enabled on GPIO 5/6 | BIT2 | b00 |
| 11 | not used | | |
| 10 | PI_UPD_MODE 0: Automatic Update disabled, only by PI_UPD in SHR_EXC 1: Automatic Update wit next TOF Trigger | BIT2 | b00 |
| 9 | PI_OUT_MODE 0: Output of pulses on 1 line with additional direction signal 1: Output of pulses on different lines for each direction | BIT | b0 |
| 8 | PI_EN, Pulse Interface Enable, if operating in flow meter mode 0: Pulse Interface disabled 1: Pulse Interface enabled | BIT | b0 |
| 7:0 | PI_TPW: Pulse Interface, Pulse Width = PI_TPW * 976.5625 µs (LP_MODE = 1), = PI_TPW * 1 ms (LP_MODE = 0) | UINT [7:0] | 1 |

7.3.3 CR_GP_CTRL (General Purpose Control)

| Bit | Description | Format | Reset |
|-------|--|--------|-------|
| 31:30 | SCK_RXD_CFG: Configuration of SCK (SPI) or RXD (UART) Port 00: Input High Z 01: Input Pull Up 10: Input Pull Down 11: Input High Z | BIT2 | b01 |
| 29:28 | not used | | |
| 27:26 | GP6_SEL: Output Select of General Purpose Port 6 00: General Purpose Out[6] 01: Pulse Interface -> Direction 10: Error Flag (low active) 11: Ultrasonic Receive Busy | BIT2 | b00 |
| 25:24 | GP6_DIR: Direction of General Purpose Port 6 see definition for GP0_DIR | BIT2 | b01 |
| 23:22 | GP5_SEL: Output Select of General Purpose Port 5 00: General Purpose Out[5] 01: Pulse Interface -> Pulse 10: Low Speed Clock 11: Ultrasonic Measurement Busy | BIT2 | b00 |
| 21:20 | GP5_DIR: Direction of General Purpose Port 5 see definition for GP0_DIR | BIT2 | b01 |
| 19:18 | GP4_SEL: Output Select of General Purpose Port 4 00: General Purpose Out[4] 01: Ultrasonic Measurement Busy 10: GP30 Busy 11: Ultrasonic Fire Busy | BIT2 | b00 |
| 17:16 | GP4_DIR: Direction of General Purpose Port 4 see definition for GP0_DIR | BIT2 | b01 |
| 15:14 | GP3_SEL: Output Select of General Purpose Port 3 00: General Purpose Out[3] 01: Pulse Interface -> Direction 10: GP30 Busy 11: Error Flag (low active) | BIT2 | b00 |
| 13:12 | GP3_DIR: Direction of General Purpose Port 3, if remote interface is operating in UART mode. When operating in SPI mode this port is used for MOSI 00: Output (UART:GP3) / Input High Z (SPI: MOSI) 01: Input Pull Up 10: Input Pull Down 11: Input High Z | BIT2 | b01 |
| 11:10 | GP2_SEL: Output Select of General Purpose Port 2 00: General Purpose Out[2] 01: Pulse Interface -> Pulse 10: GP30 Busy 11: Low Speed Clock | BIT2 | b00 |
| 9:8 | GP2_DIR: Direction of General Purpose Port 2, if remote interface is operating in UART mode. When operating in SPI mode this port is used for SSN 00: Output (UART: GP2) / Input High Z (SPI: SSN) | BIT2 | b01 |



| Bit | Description | Format | Reset |
|-----|---|--------|-------|
| | 01: Input Pull Up 10: Input Pull Down 11: Input High Z | | |
| 7:6 | GP1_SEL: Output Select of General Purpose Port 1 00: General Purpose Out[1] 01: Pulse Interface -> Direction 10: Error Flag (low active) 11: Ultrasonic Direction | BIT2 | b00 |
| 5:4 | GP1_DIR: Direction of General Purpose Port 1 see definition for GP0_DIR | BIT2 | b01 |
| 3:2 | GP0_SEL: Output Select of General Purpose Port 0 00: General Purpose Out[0] 01: Pulse Interface -> Pulse 10: Low Speed Clock 11: Ultrasonic Fire Burst | BIT2 | b00 |
| 1:0 | GP0_DIR: Direction of General Purpose Port 0 00: Output 01: Input Pull Up 10: Input Pull Down 11: Input High Z | BIT2 | b01 |

7.3.4 CR_UART (UART Interface)

| Bit | Description | Format | Reset |
|-------|--|----------------|-------|
| 31:16 | UART_CRC_POLY: CRC Polynom | UINT [15:0] | h1021 |
| 15 | UART_CRC_ORDER 0: UART CRC in unreversed order 1: UART CRC in reversed order | BIT | b0 |
| 14 | UART_CRC_INIT_VAL 0: UART CRC Initial Value = 0x0000 1: UART CRC Initial Value = 0x1111 | BIT | b1 |
| 13 | UART_CRC_MODE, if operating in flow meter mode 0: UART CRC with default settings 1: UART CRC with configured settings For initial communication or operating in time conversion mode UART_CRC_MODE in SHR_RC has to be used. | ВІТ | b1 |
| 12 | UART_WUP_EN 0: Wake Up Command disabled 1: Wake Up Command enabled | BIT | b0 |
| 11:10 | UART_HBR: UART High Baud Rate If any High Baud Mode enabled: 00: 19200 Baud 01: 38400 Baud 10: 57600 Baud 11: 115200 Baud | BIT2 | b01 |
| 9 | UART_HB_MODE: UART High Baud Mode 0: High Baud Rate only controlled by remote controller | BIT | b1 |

| Bit | Description | Format | Reset |
|-----|---|---------------|-------|
| | 1: High Baud Rate enabled for UART Data Message | | |
| 8 | UART_IRQ_CLR_MODE: UART Interrupt Clear Mode 0: UART Remote Interrupt has to be cleared by remote controller 1: UART Remote Interrupt automatically cleared by GP30 | BIT | b0 |
| 7:4 | UART_DATA_MSG_ADR Address of automatic data message | UINT [3:0] | 0 |
| 3:0 | UART_DATA_MSG_LEN 0: Automatic Data Message disabled 1-7: Length of automatic data message | UINT [3:0] | 0 |

7.3.5 CR_IEH (Interrupt & Errorhandling)

| Bit | Description | Format | Reset |
|-------|---|--------|-------|
| 31 | CPU_BLD_CS: Checksum Execution after Bootloader 0: Checksum execution after bootloader disabled 1: Checksum execution after bootloader enabled | BIT | b0 |
| 30:28 | CPU_GPT: General Purpose Timer, triggers General Purpose Handling for CPU via Task Sequencer 000: 1h 001: 2h 010: 4h 011: 6h 100: 8h 101: 12h 110: 24h 111: 48h | ВІТ | 0 |
| 27 | Has to be set 0 | BIT | b0 |
| 26 | CPU_REQ_EN_GPH: CPU Request Enable, General Purpose Handling triggered by General Purpose Timer 0: disabled 1: enabled | BIT2 | b00 |
| 25 | not used | BIT | b0 |
| 24 | CPU_REQ_EN_PP: CPU Request Enable, Post Processing If enabled, PP_EN in CR_MRG_TS has also be set. | BIT | b0 |
| 23 | IRQ_EN_ERR_FLAG: Interrupt Request Enable, Error Flag | BIT | b1 |
| 22 | IRQ_EN_DBG_STEP_FNS: Interrupt Request Enable, Debug Step Finished | BIT | b1 |
| 21 | IRQ_EN_FW: Interrupt Request Enable, Firmware | BIT | b1 |
| 20 | IRQ_EN_FW_S: Interrupt Request Enable , Firmware, synchronized with task sequencer | BIT | b1 |
| 19 | IRQ_EN_CHKSUM_FNS: Interrupt Request Enable, Checksum generation finished | BIT | b1 |
| 18 | IRQ_EN_BLD_FNS: Interrupt Request Enable, Bootload finished | BIT | b1 |
| 17 | IRQ_EN_TRANS_FNS: Interrupt Request Enable, FW Transaction finished | BIT | b1 |



| Bit | Description | Format | Reset |
|-----|--|--------|-------|
| 16 | IRQ_EN_TSQ_FNS: Interrupt Request Enable, Task Sequencer finished | BIT | b1 |
| 15 | EF_EN_CS_FWA_ERR: Error Flag Enable, FWA Checksum Error | BIT | b0 |
| 14 | EF_EN_CS_FWU_ERR: Error Flag Enable, FWU Checksum Error | BIT | b0 |
| 13 | EF_EN_CS_FWD2_ERR: Error Flag Enable, FWD2 Checksum Error | BIT | b0 |
| 12 | EF_EN_CS_FWD1_ERR: Error Flag Enable, FWD1 Checksum Error | BIT | b0 |
| 11 | Not used | | |
| 10 | EF_EN_E2P_ACK_ERR: Error Flag Enable, EEPROM Acknowledge Error | BIT | b0 |
| 9 | EF_EN_TSQ_TMO: Error Flag Enable, Task Sequencer Timeout | BIT | b0 |
| 8 | EF_EN_TM_SQC_TMO: Error Flag Enable, Temperature Sequence Timeout | BIT | b0 |
| 7 | EF_EN_USM_SQC_TMO: Error Flag Enable, Ultrasonic Sequence Timeout | BIT | b0 |
| 6 | EF_EN_LBD_ERR: Error Flag Enable, Low Battery Detect Error | BIT | b0 |
| 5 | EF_EN_ZCC_ERR: Error Flag Enable, Zero Cross Calibration Error | BIT | b0 |
| 4 | EF_EN_TM_SC: Error Flag Enable, Temperature Measurement Short Circuit | BIT | b0 |
| 3 | EF_EN_TM_OC: Error Flag Enable, Temperature Measurement Open Circuit | BIT | b0 |
| 2 | EF_EN_AM_TMO: Error Flag Enable, Amplitude Measurement Timeout | BIT | b0 |
| 1 | EF_EN_TOF_TMO: Error Flag Enable, TOF Timeout | BIT | b0 |
| 0 | EF_EN_TDC_TMO: Error Flag Enable, TDC Timeout | BIT | b0 |

7.3.6 CR_CPM (Clock- & Power-Management)

| Bit | Description | Format | Reset |
|-------|---|---------------|-------|
| 31:24 | Not used | | |
| 23 | BF_SEL: Base Frequency Select 0: 50 Hz T(BF_SEL) = 20 ms 1: 60 Hz T(BF_SEL) = 16.66 ms | BIT | b0 |
| 22 | TSV_UPD_MODE: Time stamp update mode 0: Timestamp updated by TSV_UPD in SHR_EXC 1: Timestamp automatically update with every second | BIT | b0 |
| 21:16 | LBD_TH: Low battery detection threshold, can be used for VCC measurement 1 LSB: 25 mV LBD_TH = 0: 2.13 V LBD_TH = 63 3.70 V | UINT [5:0] | 0 |
| 15:13 | VM_RATE: VCC Voltage measurement rate 000: VCC Voltage measurement disabled 001: VCC Voltage measurement every measure cycle trigger 010: VCC Voltage measurement every 2. sequence cycle trigger 011: VCC Voltage measurement every 5. sequence cycle trigger 100: VCC Voltage measurement every 10. sequence cycle trigger 101: VCC Voltage measurement every 20. sequence cycle trigger 110: VCC Voltage measurement every 50. sequence cycle trigger | ВІТ3 | p000 |

| Bit | Description | Format | Reset |
|------|---|--------|-------|
| | 111: VCC Voltage measurement every 100. sequence cycle trigger | | |
| 12 | GPH_MODE: General Purpose Handling Mode 0: General Purpose Handling invoked without High Speed Clock 1: General Purpose Handling invoked with High Speed Clock | BIT | b0 |
| 11:9 | HSC_RATE: High-Speed Clock Calibration Rate 000: Clock Calibration disabled 001: Clock Calibration every measure cycle trigger 010: Clock Calibration every 2. measurement cycle trigger 011: Clock Calibration every 5. measurement cycle trigger 100: Clock Calibration every 10. measurement cycle trigger 101: Clock Calibration every 20. measurement cycle trigger 110: Clock Calibration every 50. measurement cycle trigger 111: Clock Calibration every 100. measurement cycle trigger | ВІТЗ | b000 |
| 8 | HS_CLK_SEL: High-Speed Clock Select, if operating in flow meter mode 0: if 4 MHz clock source is used 1: if 8 MHz clock source is used For initial communication or operating in time conversion mode HS_CLK_SEL in SHR_RC has to be used. | ВІТ | b1 |
| 7:5 | HBR_TO: High-Speed Clock Timeout if High Baud rate enabled 000: 10 ms 001: 20 ms 010: 30 ms 011: 40 ms 100: 60 ms 101: 80 ms 111: 120 ms | ВІТЗ | b001 |
| 4:2 | HS_CLK_ST: High-Speed Clock Settling Time 000: On Request, Settling Time 74 μs 001: On Request, Settling Time 104 μs 010: On Request, Settling Time 135 μs 011: On Request, Settling Time 196 μs 100: On Request, Settling Time 257 μs 101: On Request, Settling Time 379 μs 110: On Request, Settling Time 502 μs 111: On Request, Settling Time ~5000 μs | ВІТЗ | b110 |
| 1:0 | Has to be set 00 | BIT2 | b00 |

7.3.7 CR_MRG_TS (Meaure Rate Generator & Task Sequencer)

| Bit | Description | Format | Reset |
|-------|--|--------|-------|
| 31:24 | Not used | | |
| 23 | TS_START_MODE: Task Sequencing Start Mode 0: Task Sequencing first starts when remote interface isn't busy | BIT | b0 |



| Bit | Description | Format | Reset |
|-------|--|----------------|-------|
| | 1: Task Sequencing starts independent of remote busy state | | |
| 22:20 | TS_CST: Checksum Timer 000: Checksum timer disabled 001: 1h 010: 2h 011: 6h 100: 24h 101: 48h 110: 96h 111: 168h | ВІТЗ | b000 |
| 19:17 | Has to be set 000 | BIT3 | 0 |
| 16 | BG_PLS_MODE: Bandgap pulse mode 0: Bandgap in self-pulsed mode 1: Bandgap synchronized pulsed by Task sequencer | BIT | b1 |
| 15 | PP_MODE: Post processing mode (only if post processing is enabled) 0: Post processing requested with every task sequencer trigger 1: Post processing only requested if a measurement task is requested | BIT | b0 |
| 14 | PP_EN: Post processing enable, used by CPU, if operating in flow meter mode 0: Post processing disabled 1: Post processing enabled If enabled, CPU_REQ_EN_PP in CR_IEH has also be set. | BIT | b0 |
| 13 | TS_RESTART_EN: Task Sequencer Restart Enable 0: No automatic restart of task sequencer if not in IDLE 1: Task Sequencer automatically restarts with next measure cycle trigger if not in IDLE | BIT | b1 |
| 12:0 | MR_CT: Measure rate cycle time 0: Measure rate generator disabled 1 - 8191: Cycle time = MR_CT * 976.5625 µs (LP_MODE = 1), = MR_CT * 1 ms (LP_MODE = 0) | UINT [12:0] | 0 |

7.3.8 CR_TM (Temperature Measurement)

| Bit | Description | Format | Reset |
|-------|---|--------|-------|
| 31:24 | Not used | | |
| 23 | TM_FAKE_NO: Number of Fake measurements 0: 2 fake measurements 1: 8 fake measurements | BIT | b0 |
| 22 | TM_DCH_SEL: TM Discharge Select 0: 512 μs 1: 1024 μs | BIT | b0 |
| 21:20 | TM_LD_DLY: Temperature Measurement Load Delay 00: 01: 10: 11: | BIT2 | b00 |

| Bit | Description | Format | Reset |
|-------|---|---------------|-------|
| 19:18 | TM_PORT_ORDER: TM Measurement Port Order 00: Measurement always in default port order 01: Measurement always in reversed order 10: 1. measurement: default order / 2. measurement: reversed order 11: 1. measurement: reversed order / 2. measurement: default order | BIT2 | b00 |
| 17 | TM_PORT_MODE: Port Mode 0: Inactive ports pulled to GND while measurement 1: Inactive ports set to HighZ while measurement (only for extern measurement) | BIT | b0 |
| 16 | TM_PORT_NO: Number of Ports 0: 2 ports 1: 3 ports (only for extern 2-wire measurement) | BIT | b0 |
| 15 | TM_WIRE_MODE: Temperature Measurement Wire Mode 0: 2 Wire 1: 4 Wire (only for extern measurement) | BIT | b0 |
| 14:13 | TM_MODE: Temperature Measurement Mode 00: Extern 01: Intern 1x: Toggling between Extern/Intern | BIT2 | b00 |
| 12:10 | TM_PAUSE: Pause time between 2 temperature measurements 000: no pause, only one measurement performed 001: not allowed 010: Pause time = 0.25 * T(BF_SEL) ms 011: Pause time = 0.5 * T(BF_SEL) ms 100: Pause time = 1.0 * T(BF_SEL) ms 101: Pause time = 1.5 * T(BF_SEL) ms 110: Pause time = 2.0 * T(BF_SEL) ms 110: Pause time = 2.5 * T(BF_SEL) ms | ВІТЗ | b000 |
| 9:0 | TM_RATE: Temperature Measurement Rate 0: Temperature Measurement disabled 1-1023: Rate of Temperature Measurement related to sequencer cycle trigger | UINT [9:0] | 0 |

7.3.9 CR_USM_PRC (Ultrasonic Measurement Processing) 0x0C8

| Bit | Description | Format | Reset |
|-------|--|---------------|-------|
| 31:18 | Not used | | |
| 17:16 | USM_TO: Timeout 00: 128 μs 01: 256 μs 10: 1024 μs 11: 4096 μs | BIT2 | b00 |
| 15:8 | USM_NOISE_MASK_WIN : Defines the window as long any signal (e.g. noise) is masked on receive path. Starting time refers to rising edge of 1 st fire pulse. End time defines switching point between firing and receiving state of transducer interface. Offset: -0.4 μs 1 LSB: 1 μs | UINT [7:0] | 0 |



| Bit | Description | Format | Reset |
|-----|---|--------|-------|
| 7:6 | Has to be set 00 | BIT2 | b00 |
| 5:4 | USM_DIR_MODE: Ultrasonic Measurement Direction Mode 00: Always starting firing via Fire Buffer Up 01: Always starting firing via Fire Buffer Down 1x: Toggling direction with every ultrasonic measurement | BIT2 | b00 |
| 3 | Not used | | |
| 2:0 | USM_PAUSE: Pause time between 2 ultrasonic measurements 000: no pause, only 1 measurement performed 001: not allowed 010: Pause time = 0.25 * T(BF_SEL) ms 011: Pause time = 0.5 * T(BF_SEL) ms 100: Pause time = 1.0 * T(BF_SEL) ms 101: Pause time = 1.5 * T(BF_SEL) ms 110: Pause time = 2.0 * T(BF_SEL) ms 111: Pause time = 2.5 * T(BF_SEL) ms | ВІТЗ | b000 |

7.3.10 CR_USM_FRC (Ultrasonic Measurement Fire & Receive Control) 0x0C9

| Bit | Description | Format | Reset |
|-------|--|--------|------------|
| 31:27 | Not used | | |
| 26 | TI_GM_MODE: Gas Meter Mode 0: Gas Meter Mode disabled 1: Gas Meter Mode enabled | BIT | b1 |
| 25:21 | TI_PATH_EN: Transducer Interface Path Enable, | BIT5 | b0000 0 |
| 20 | TI_ERA_EN: External receive amplifier 0: External receive amplifier disabled 1: External receive amplifier enabled | BIT | b0 |
| 19:18 | TI_PATH_SEL: Transducer interface path select 00: No fire buffer & no receive path selected 01: Fire buffer 1 & receive path 1 selected 10: Fire buffer 2 & receive path 2 selected 11: Both Fire Buffer & both Receive Paths selected | BIT2 | b00 |
| 17:15 | ZCC_RATE: Zero Cross Calibration Rate 000: Zero cross calibration via task sequencer disabled 001: Zero cross calibration every measure cycle trigger 010: Zero cross calibrat. every 2. measurement cycle trigger 011: Zero cross calibrat. every 5. measurement cycle trigger 100: Zero cross calibrat. every 10. measurement cycle trigger 101: Zero cross calibrat. every 20. measurement cycle trigger 110: Zero cross calibrat. every 50. measurement cycle trigger 111: Zero cross calibrat. every 100. measurement cycle trigger | ВІТЗ | b000 |
| 14 | ZCD_FHL_POL: First Hit Level polarity 0: Positive, first hit level above zero cross level | BIT | 0 |

| Bit | Description | Format | Reset |
|------|---|---------------|-------|
| - | 1: Negative, first hit level below zero cross level | | |
| 13:7 | FPG_FP_NO: Number of fire pulses | UINT [6:0] | 0 |
| 6:0 | FPG_CLK_DIV: Fire pulse generator clock divider (1 127) Frequency = High Speed Clock divided by (FPG_CLK_DIV + 1) 0: divided by 2 1: divided by 2 2: divided by 3 127: divided by 128 | ВІТ7 | 0 |

7.3.11 CR_USM_TOF (Ultrasonic Measurement Time of Flight)

0x0CA

| Bit | Description | Format | Reset |
|-------|---|---------------|-------|
| 31:16 | Not used | > | |
| 15:14 | TOF_EDGE_MODE: Time of Flight, Edge Mode 00: Time measurement on positive edge of TOF Hit 01: Time measurement on negative edge of TOF Hit 10: Edge for TOF hit toggling after every measurement cycle 11: Edge for TOF hit toggling after every 2. measurement cycle | BIT2 | b00 |
| 13 | TOF_HITS_TO_FDB: TOF Hits stored to frontend data buffer 0: Only TOF sum of all values is stored to Frontend Data Buffer 1: TOF sum of all values and the first 8 TOF values are stored to Frontend Data Buffer | BIT | 0 |
| 12:8 | TOF_HIT_NO: Number of TOF hits taken for TDC measurement 0: 1 Hit 1: 1 Hit 2: 2 Hits 31: 31 Hits | UINT [4:0] | 0 |
| 7:6 | TOF_HIT_IGN: Number of hits ignored between two TOF hits taken for TDC measurement 00: 0 Hits 01: 1 Hit 10: 2 Hits 11: 3 Hits | BIT2 | b00 |
| 5:1 | TOF_START_HIT_NO: Defines number of detected hits, which is the starting TOF hit for TDC measurement 0: | UINT [4:0] | 0 |
| 0 | TOF_START_HIT_MODE: Selects mode for TOF start hit 0: Start hit for TOF measurement defined by TOF_START_HIT_NO 1: Start hit for TOF measurement defined by TOF_START_HIT_DLY | BIT | 0 |



CR_USM_AM (Ultrasonic Measurement Amplitude Measurement) 7.3.12 0x0CB

| Bit | Description | Format | Reset |
|--------|---|---------------|-------|
| 31:16 | Not used | | |
| 15 | PWD_EN: Enables pulse width detection 0: Pulse width detection disabled 1: Pulse width detection enabled | BIT | 0 |
| 14:12 | AMC_RATE: Amplitude measurement calibration rate 000: AM Calibration disabled 001: AM Calibration with every amplitude measurement 010: AM Calibration with every 2. amplitude measurement 011: AM Calibration with every 5. amplitude measurement 100: AM Calibration with every 10. amplitude measurement 101: AM Calibration with every 20. amplitude measurement 110: AM Calibration with every 50. amplitude measurement 111: AM Calibration with every 100. amplitude measurement | вітз | b000 |
| 11:9 | Has to be set 000 | BIT3 | 0 |
| 8:4 | AM_PD_END: Amplitude Measurement, Peak Detection End, defined by number of detected hits 0: not allowed 1: after 1. detected Hit 2: after 2. detected Hit 30: after 30. detected Hit 31: not allowed Recommended condition: AM_PD_END < TOF_START_HIT_NO + TOF_HIT_NO | UINT [4:0] | 0 |
| 3 | Has to be set 0 | BIT | 0 |
| 2:0 | AM_RATE: Amplitude measurement Rate 000: Amplitude measure every ToF trigger 010: Amplitude measure every 2. ToF trigger 011: Amplitude measure every 5. ToF trigger 100: Amplitude measure every 10. ToF trigger 101: Amplitude measure every 20. ToF trigger 110: Amplitude measure every 50. ToF trigger 111: Amplitude measure every 100. ToF trigger | ВІТЗ | b000 |
| 7.3.13 | CR_TRIM1 (Trim Parameter 1) 0x0 | осс | • |
| Bit | Description | Format | Reset |
| 31:0 | Trim Parameter 1 | BIT32 | h0000 |

| Bit | Description | Format | Reset |
|------|---|--------|----------------|
| 31:0 | Trim Parameter 1 Recommended Code: 0x04A0C07C | BIT32 | h0000 _0000 |

7.3.14 CR_TRIM2 (Trim Parameters)

| E | 3it | Description | Format | Reset |
|---|-----|---|--------|----------------|
| 3 | 1:0 | Trim Parameter 2 Recommended Code: 0x403765CF | BIT32 | h4037 _65C5 |

0x0CD

7.3.15 CR_TRIM3 (Trim Parameters)

0x0CE

| Bit | Description | Format | Reset |
|------|---|--------|----------------|
| 31:0 | Trim Parameter 3 Recommended Code: 0x00230808 | BIT32 | h0000 _0818 |

7.4 System Handling Register

7.4.1 SHR_TOF_RATE (Time Of Flight Rate)

0x0D0

| Bit | Description | Format | Reset |
|------|---|---------------|-------|
| 31:6 | Not used | | |
| 5:0 | TOF_RATE: TOF Rate 0: TOF Measurement disabled 1-63: Rate of TOF Measurement relative to measure rate cycle trigger | UINT [5:0] | 1 |

7.4.2 SHR_GPO (General Purpose Out)

0x0D3

| Bit | Description | Format | Reset |
|-------|---|---------------|-------|
| 31:16 | Not used | | |
| 15 | FWA_CSE: FWA Checksum Error Typically set by Checksum Generation in ROM Code | BIT | 0 |
| 14 | FWU_CSE: FWU Checksum Error Typically set by Checksum Generation in ROM Code | BIT | 0 |
| 13 | FWD2_CSE: FWD2 Checksum Error Typically set by Checksum Generation in ROM Code | BIT | 0 |
| 12 | FWD1_CSE: FWD1 Checksum Error Typically set by Checksum Generation in ROM Code | BIT | 0 |
| 11 | PI_DIR_FRC1: Forces High on Pulse Direction Typically set by Firmware | BIT | 0 |
| 10 | PI_DIR_FRC0: Forces Low on Pulse Direction Typically set by Firmware | BIT | 0 |
| 9 | PI_OUT_FRC1: Forces High on Pulse Output Typically set by Firmware for Error Indication | BIT | 0 |
| 8 | PI_OUT_FRC0: Forces Low on Pulse Output Typically set by Firmware for Zero Flow | BIT | 0 |
| 7 | Not used | | |
| 6:0 | GPO: General Purpose Out | UINT [6:0] | 0 |

7.4.3 SHR_PI_NPULSE (Pulse Interface Number of Pulses)

0x0D4

| Bit | Description | Format | Reset |
|------|---|----------------|-------|
| 31:0 | PI_NPULSE: Number of Pulses 1 LSB: 1/ 2 ²⁴ | UINT [31:0] | 0 |



7.4.4 SHR_PI_TPA (Pulse Interface Time Pulse Distance)

0x0D5

| Bit | Description | Format | Reset | |
|-------|---|----------------|-------|--|
| 31:16 | Not used | | | |
| 15:0 | PI_TPA: Minimal distance between two pulses 1 LSB: 0.97656 ms (LP_MODE = 1) 1 LSB: 1 ms (LP_MODE = 0) Mandatory condition: PI_TPA > PI_TPW | UINT [15:0] | 0 | |

7.4.5 SHR_PI_IU_TIME (Pulse Interface Internal Update Time Distance) 0x0D6

| Bit | Description | Format | Reset |
|-------|--|----------------|-------|
| 31:16 | Not used | | |
| 15:0 | PI_IU_TIME: Time between 2 Internal Updates 1 LSB: 0.97656 ms (LP_MODE = 1) 1 LSB: 1 ms (LP_MODE = 0) Mandatory condition: PI_IU_TIME > 2 and PI_IU_TIME > PI_TPW | UINT [15:0] | 0 |

7.4.6 SHR_PI_IU_NO (Pulse Interface Number of Auto Updates)

| ^., | \mathbf{a} | D 2 |
|-----|--------------|------------|
| IJX | u | IJ/ |

| | Bit | Description | Format | Reset | |
|--|------|---|---------------|-------|--|
| | 31:8 | Not used | | | |
| | | PI_IU_NO: Number of Internal Updates between 2 General Updates | UINT [7:0] | | |
| | 7:0 | Recommended condition for uniformed pulse generation: (PI_IU_NO + 1) * PI_IU_TIME = TOF_RATE * MR_CT | | 0 | |

7.4.7 SHR_TOF_START_HIT_DLY (TOF Start Hit Delay) 0x0D8

| | Bit | Description | | Format | Reset |
|---|-------|--|---|----------------|-------|
| | 31:19 | Not used | | | |
| - | 18:0 | defined to TOF standard fire pulse 1 LSB: 7. | v after which next detected hit is of delay window refers to rising edge of (HS_CLK: 4 MHz) (HS_CLK: 8 MHz) | UINT [18:0] | 0 |

7.4.8 SHR_ZCD_LVL (Zero Cross Detection Level)

| n | ^ | \mathbf{r} |
|----------|---|--------------|
| ıv | | ı ıu |
| | | |

| Bit | Description | n Format | Reset |
|-----|-------------|----------|-------|

| | Bit | Description | Format | Reset |
|---|-------|--|---------------|-------|
| _ | 31:10 | Not used | | |
| - | 9:0 | ZCD_LVL: Zero Cross Detection Level 1 LSB: ~ 0.88 mV | UINT [9:0] | 0 |

7.4.9 SHR_FHL_U (First Hit Level Up)

0x0DA

| | Bit | Description | Format | Reset |
|---|------|---|---------------|-------|
| | 31:8 | Not used | | |
| • | 7:0 | ZCD_FHL_U: First Hit Level Up 1 LSB ~ 0.88 mV | SINT [7:0] | 0 |

7.4.10 SHR_FHL_D (First Hit Level Down)

0x0DB

| Bit | Description | Format | Reset |
|------|---|---------------|-------|
| 31:8 | Not used | | |
| 7:0 | ZCD_FHL_D: First Hit Level Down 1 LSB ~ 0.88 mV | SINT [7:0] | 0 |

7.4.11 SHR_CPU_REQ (CPU Requests)

0x0DC

All bits are typically triggered by the task sequencer, the error handling, a general purpose pin or the remote control.

For test or debugging purposes it is also possible to write directly to these registers.

Bits have to be cleared by the system program code or the user program code.

| Bit | Description | Format | Reset |
|------|--|--------|-------|
| 31:6 | Not used | | _ |
| 5 | CPU_REQ_FW_INIT: CPU Request Firmware Initialization 0: Firmware Initialization not requested 1: Firmware Initialization requested Initially triggered by Bootloader | BIT-T | b0 |
| 4 | CPU_REQ_GPH: CPU Request General Purpose Handling 0: General Purpose Handling in CPU not requested 1: General Purpose Handling in CPU requested - Synchronously triggered via Task Sequencer by any General Purpose Request | ВІТ-Т | b0 |
| 3 | not used | BIT-T | b0 |
| 2 | CPU_REQ_PP: CPU Request Post Processing User | BIT-T | b0 |



| Bit | Description | Format | Reset |
|-----|---|--------|-------|
| | O: Post Processing in CPU not requested 1: Post Processing in CPU requested - Synchronously triggered by Task Sequencer if enabled | | |
| 1 | CPU_REQ_CHKSUM: CPU Request Build Checksum 0: Build Checksum in CPU not requested 1: Configuration Compare in CPU requested - Synchronously triggered via Task Sequencer by Checksum Timer - Asynchronously triggered by Remote Controller - Initially triggered by Bootloader | BIT-T | b0 |
| 0 | CPU_REQ_BLD_EXC: CPU Request Bootloader Execute 0: Bootloader Subroutine in CPU not requested 1: Bootloader Subroutine in CPU requested Initially triggered by Task Sequencer after system reset | BIT-T | b0 |

7.4.12 SHR_EXC (Executables)

0x0DD

Executables implemented as self-clearing bits.

| Bit | Description | Format | Reset |
|-------|---|--------|-------|
| 31:16 | Not used | | |
| 15 | Not used | SCB | 0 |
| 14 | GPH_TRIG: General Purpose Handling Trigger 0: No action 1: Triggers General Purpose Handling for CPU via Task Sequencer | SCB | 0 |
| 13 | GPR_REQ_CLR: General Purpose Request Clear 0: No action 1: Clears general purpose request via remote interface | SCB | 0 |
| 12 | COM_REQ_CLR: Communication Request Clear 0: No action 1: Clears communication request via remote interface | SCB | 0 |
| 11 | FW_IRQ: FW Interrupt Request 0: No action 1: Interrupt Request triggered by FW | SCB | 0 |
| 10 | FW_IRQ_S: FW Interrupt Request, synchronized with task sequencer 0: No action 1: Interrupt Request triggered by FW and synchronized with task sequencer | SCB | 0 |
| 9 | ZCC_RNG_CLR: Zero Cross Calibration Range Clear 0: No action 1: Clears Zero Cross Calibration Range | SCB | 0 |
| 8 | TOF_RATE_CLR: TOF Rate CLear 0: No action 1: Clears TOF Rate in SHR_TOF_RATE | SCB | 0 |
| 7 | E2P_CLR: E2P Clear 0: No action 1: Clears E2P interface | SCB | 0 |
| 6 | BG_REFRESH: Bandgap Refresh | SCB | 0 |

| Bit | Description | Format | Reset |
|-----|--|--------|-------|
| | 0: No action 1: Bandgap Refresh | | |
| 5 | PI_UPD: Pulse Interface Update 0: No action 1: Updates Pulse Interface | SCB | 0 |
| 4 | TSV_UPD: Time Stamp Value Update 0: No action 1: Update Time Stamp Value | SCB | 0 |
| 3 | TSC_CLR: Time Stamp Clear 0: No action 1: Clears Time Stamp Counter | SCB | 0 |
| 2 | FES_CLR: Frontend Status Clear 0: No action 1: Clears Frontend Status Register SRR_FEP_STF | SCB | 0 |
| 1 | EF_CLR: Error Flag Clear 0: No action 1: Clears Error Flag Register SRR_ERR_FLAG | SCB | 0 |
| 0 | IF_CLR: Interrupt Flag Clear 0: No action 1: Clears Interrupt Flag Register SRR_IRQ_FLAG | SCB | 0 |

7.4.13 SHR_RC (Remote Control)

0x0DE

The remote control register is implemented with radio buttons and self-clearing bits. It is used when operating in time conversion mode accessed by remote control. Radio buttons have the advantage in that single states of the register settings can be changed without knowing the complete state of the register. This saves a pre-reading of the register when operating in remote mode.

To change a dedicated bit write a 1 to this one and a 0 to all others.

| Bit | Description | Format | Reset |
|-------|---|--------|-------|
| 31:21 | not used | | |
| 20 | FWD_RECALL: Recalls Firmware Data 0: No action 1: Starts recalling of Firmware Data from Flash to SRAM Execution needs to be enabled by SHR_FW_TRANS_EN | SCB | 0 |
| 19 | FWC_RECALL: Recalls Firmware Program Code 0: No action 1: Starts recalling of Firmware Program Code from Flash to SRAM Execution needs to be enabled by SHR_FW_TRANS_EN | SCB | 0 |
| 18 | FW_ERASE: Erases User Firmware Program Code & Firmware Data 0: No action 1: Starts erasing User Firmware Program Code & Data | SCB | 0 |



| Bit | Description | Format | Reset |
|-------|--|--------|-------|
| | Execution needs to be enabled by SHR_FW_TRANS_EN | | |
| 17 | FW_STORE_LOCK: Stores & Lock User Firmware Program Code & Firmware Data 0: No action 1: Starts storing & locking of User Firmware Program Code & Data Execution needs to be enabled by SHR_FW_TRANS_EN | SCB | 0 |
| 16 | FW_STORE: Stores User Firmware Program Code & Firmware Data 0: No action 1: Starts storing of Firmware User Program Code & Data Execution needs to be enabled by SHR_FW_TRANS_EN | SCB | 0 |
| 15:14 | not used | | |
| 13:12 | FWD1_MODE: Firmware Data 1 Mode 00: No Change of FWD1_MODE state (WO) 01: FWD1 Read disabled when GP30 will be protected 10: FWD1 Read enabled when GP30 will be protected 11: No Change of FWD1_MODE state (WO) | | b01 |
| 11:10 | BG_MODE: Bandgap Mode 00: No Change of BG_MODE state (WO) 1:10 01: Bandgap controlled as configured 10: Bandgap always on 11: No Change of BG_MODE state (WO) | | b01 |
| 9:8 | HSO_MODE: High Speed Oscillator Mode 00: No Change of HSO_MODE state (WO) 01: HSO controlled as configured 10: HSO always on 11: No Change of HSO_MODE state (WO) | | b01 |
| 7:6 | DBG_EN: Debug Enable 00: No Change of DBG_EN state (WO) 01: Debug Mode disabled 10: Debug Mode enabled 11: No Change of DBG_EN state (WO) | RB | b01 |
| 5:4 | UART_CRC_MODE: UART CRC Mode 00: No Change of UART_CRC_MODE state (WO) 01: UART_CRC_MODE default 10: UART_CRC_MODE as configured 11: No Change of DBG_EN state (WO) | RB | b01 |
| 3:2 | HS_CLK_SEL: High Speed Clock Select 00: No Change of HS_CLK_SEL state (WO) 3:2 01: If 4 MHz clock source, has to be initially configured after reset 10: If 8 MHz clock source 11: No Change of HS_CLK_SEL state (WO) | | b10 |
| 1:0 | CFG_OK: GP30 Configuration OK 00: No Change of CFG_OK state (WO) | RB | b01 |

| | Bit | Descr | iption | Format | Reset |
|---|-----|-------|--|--------|-------|
| - | | 10: | GP30 not properly configured GP30 properly configured No Change of CFG_OK state (WO) | | |

7.4.14 SHR_FW_TRANS_EN (Firmware Transaction Enable)

0x0DF

| Bit | Description | Format | Reset | |
|------|--|--------|----------------|--|
| 31:0 | FW_TRANS_EN: Firmware Transaction Enable Code to enable transactions of firmware into NVRAMs: h50F5_B8CA Write only register Status of this register can be checked in FW_TRANS_EN in register SRR_MSC_STF | BIT32 | hAF0A _7435 | |

7.5 Status Registers

7.5.1 SRR_IRQ_FLAG (Interrupt Flags)

0x0E0

| | Bit | Description | Format | Reset |
|---|------|--|--------|-------|
| - | 31:8 | Not used | | |
| - | 7 | ERR_FLAG: At least 1 error flag is set | BIT | b0 |
| - | 6 | DBG_STEP_END: Debug Step Ended | BIT | b0 |
| - | 5 | FW_IRQ: Firmware Interrupt Request | BIT | b0 |
| - | 4 | FW_IRQ_S: Firmware Interrupt Request, synchronized with task sequencer | BIT | b0 |
| - | 3 | CHKSUM_FNS: Checksum Subroutine Finished | BIT | b0 |
| - | 2 | BLD_FNS: Bootloader Finished | BIT | b0 |
| - | 1 | FW_TRANS_FNS: Firmware Transaction Finished | BIT | b0 |
| - | 0 | TSQ_FNS: Task Sequencer Finished | BIT | b0 |

7.5.2 SRR_ERR_FLAG (Error Flags)

0x0E1

| Bit | Description | | Reset |
|-------|--|-----|-------|
| 31:10 | Not used | | |
| 15 | CS_FWA_ERR: FWA Checksum Error | BIT | b0 |
| 14 | CS_FWU_ERR: FWU Checksum Error | BIT | b0 |
| 13 | CS_FWD2_ERR: FWD2Checksum Error | BIT | b0 |
| 12 | CS_FWD1_ERR: FWD1Checksum Error | BIT | b0 |
| 11 | Not used | BIT | b0 |
| 10 | E2P_ACK_ERR: EEPROM Acknowledge Error | BIT | b0 |
| 9 | TSQ_TMO: Task Sequencer Timeout | BIT | b0 |
| 8 | TM_SQC_TMO: Temperature Sequence Timeout | BIT | b0 |
| 7 | USM_SQC_TMO: Ultrasonic Sequence Timeout | BIT | b0 |
| 6 | LBD_ERR: Low Battery Detect Error | BIT | b0 |



| Bit | Description | | Reset |
|-----|--|--|-------|
| 5 | ZCC_ERR: Zero Cross Calibration Error | | b0 |
| 4 | TM_SC_ERR: Temperature Measurement Short Circuit Error | | b0 |
| 3 | TM_OC_ERR: Temperature Measurement Open Circuit Error | | b0 |
| 2 | AM_TMO: Amplitude Measurement Timeout | | b0 |
| 1 | TOF_TMO: TOF Timeout | | b0 |
| 0 | TDC_TMO: TDC Timeout | | b0 |

7.5.3 SRR_FEP_STF (Frontend Processing Status Flags)

0x0E2

| | Bit | Description | Format | Reset |
|---|-------|---|--------|-------|
| | 31:10 | Not used | | |
| = | 9 | US_AMC_UPD: Ultrasonic Update for AMC measurement 0: No update in frontend buffer 1: Updated value in AMC area of frontend buffer | BIT | b0 |
| _ | 8 | US_AM_UPD: Ultrasonic Update for AM measurement 0: No update in frontend buffer 1: Updated value in AM area of frontend buffer | BIT | b0 |
| - | 7 | US_TOF_EDGE: TOF Measurement Edge 0: Negative Edge 1: PositiveEdge | BIT | b0 |
| - | 6 | US_TOF_UPD: Ultrasonic Update for TOF measurement 0: No update in frontend buffer 1: Updated value in TOF area of frontend buffer | BIT | b0 |
| _ | 5 | US_D_UPD: Ultrasonic Update in Down direction 0: No update in frontend buffer 1: Updated value in ultrasonic down area of frontend buffer | BIT | b0 |
| = | 4 | US_U_UPD: Ultrasonic Update in Up direction 0: No update in Frontend Buffer 1: Updated value in ultrasonic up area of frontend buffer | BIT | b0 |
| | 3 | TM_ST: Temperature Measurement Subtask 0: Temperature Measurement with 1 subtask 1: Temperature Measurement with 2 subtasks | BIT | b0 |
| = | 2 | TM_MODE: Temperature Measurement Mode 0: External Measurement 1: Internal Measurement | BIT | b0 |
| = | 1 | TM_UPD: Temperature Measurement Update 0: No update in Frontend Buffer 1: Updated value in Temp Measure related Frontend Buffer | BIT | b0 |
| = | 0 | HCC_UPD: High-Speed Clock Calibration Update 0: No update in SRR_HCC_VAL 1: Updated value in SRR_HCC_VAL | BIT | b0 |
| _ | - 4 | | | • |

7.5.4 SRR_GPI (General Purpose In)

0x0E3

| Bit | Description | Format | Reset |
|-----|-------------|--------|-------|
|-----|-------------|--------|-------|

| ì | Bit | Description | Format | Reset |
|----|-------|--|----------------|-------|
| | 31:12 | Not used | | |
| - | 11 | LS_CLK_S: Low Speed Clock, synchronized to CPU Clock | BIT | |
| - | 10 | NVM_RDY: NVRAM Ready | BIT | |
| - | 9 | UART_SEL: UART Select | BIT | |
| - | 8 | LP_MODE: Low Power Mode | BIT | |
| - | 7 | not used | | |
| - | 6:0 | GPI: General Purpose In | BIT7 | 0 |
| 7. | 5.5 | SRR_HCC_VAL (High-Speed Clock Calibration Value) | 0x0E4 | |
| | Bit | Description | Format | Reset |
| _ | 31:26 | Not used | | |
| - | 25:0 | HCC_VAL: High-Speed Clock Calibration Value Measures the time of 4 LS_CLK periods: 122.07 μs 1 LSB: 250 ns / 2 ¹⁶ (if fhs_CLK = 4 MHz) 1 LSB: 125 ns / 2 ¹⁶ (if fhs_CLK = 8 MHz) | UINT [25:0] | 0 |
| 7. | 5.6 | SRR_VCC_VAL (VCC Value) | 0x0E5 | |
| | Bit | Description | Format | Reset |
| | 31: 6 | Not used | | |
| _ | 5:0 | VCC_VAL: Voltage of VCC 1 LSB: 25 mV VCC_VAL = 0: 2.13 V VCC_VAL = 63 3.70 V | UINT [5:0] | 0 |
| 7. | 5.7 | SRR_TS_HOUR (Time Stamp Hours) 0x0 | DE6 | |
| | Bit | Description | Format | Reset |
| | 31:18 | Not used | | |
| - | 17:0 | TS_HOUR: Timestamp Hours 1 LSB: 1h | UINT [17:0] | 0 |
| 7. | 5.8 | SRR_TS_MIN_SEC (Time Stamp Minutes & Seconds) 0x0 |))E7 | |
| | Bit | Description | Format | Reset |
| | 31:16 | Not used | | |
| - | 15:8 | TS_MIN: Timestamp Minutes 1 LSB: 1min Range (0-59) | UINT [7:0] | 0 |
| _ | 7:0 | TS_SEC: Timestamp Seconds 1 LSB: 1sec Range (0-59) | UINT [7:0] | 0 |
| 7. | 5.9 | SRR_TOF_CT (Time of Flight, Cycle Time) | 0x0E8 | |
| | Bit | Description | Format | Reset |
| | 31:13 | Not used | | |



| | Bit | Description | Format | Reset |
|----|-------|--|----------------|-------|
| - | 12:0 | TOF_CT: TOF Cycle Time Cycle Time = TOF_CT * 976.5625 µs (LP_MODE = 1), = TOF_CT * 1 ms (LP_MODE = 0) | UINT [12:0] | 0 |
| 7. | 5.10 | SRR_TS_TIME (Task Sequencer time) 0x0 |)E9 | |
| | Bit | Description | Format | Reset |
| - | 31:12 | Not used | | |
| _ | 11:0 | TS_TIME: Task Sequencer Time Current Time = TS_TIME * 976,5625 μs (LP_MODE = 1), = TS_TIME* 1 ms (LP_MODE = 0) | UINT [11:0] | 0 |
| 7. | 5.11 | SRR_MSC_STF (Miscellaneous Status Flags) 0x0 |)EA | |
| | Bit | Description | Format | Reset |
| - | 31:16 | Not used | | |
| _ | 15 | WD_DIS: Watchdog Disabled | BIT | b0 |
| _ | 14 | E2P_BSY: E2P Busy | BIT | b0 |
| _ | 13 | E2P_ACK: EEPROM Acknowledge | BIT | b0 |
| _ | 12 | HSO_STABLE: High Speed Oscillator Stable | BIT | b0 |
| _ | 11 | Not used | BIT | b0 |
| _ | 10 | CST_REQ: Request by Checksum Timer | BIT | b0 |
| _ | 9 | Not used | BIT | b0 |
| _ | 8 | Not used | BIT | b0 |
| _ | 7 | GPH_REQ: General Purpose Request by GPH_TRIG in SHR_EXC | BIT | b0 |
| _ | 6 | GPT_REQ: General Purpose Request by GP Timer | BIT | b0 |
| _ | 5 | GPR_REQ: General Purpose Request by remote interface | BIT | b0 |
| - | 4 | COM_REQ: Communication Request by remote interface | BIT | b0 |
| - | 3 | FWD1_RD_EN: FWD1 Read Enabled | BIT | b0 |
| - | 2 | FW_UNLOCKED: FW Unlocked | BIT | b0 |
| _ | 1 | FW_STORE_ALL: FW Store All | BIT | b0 |
| - | 0 | FW_TRANS_EN: FW Transaction Enabled | BIT | b0 |
| 7. | 5.12 | SRR_E2P_RD (EEPROM Read Data) 0x0 | EB | |
| | Bit | Description | Format | Reset |
| | 31:8 | not used | | |
| _ | 7:0 | E2P_DATA: EEPROM Read Data Read Data from external EEPROM connected via EEPROM interface | BIT8 | 0 |
| 7. | 5.13 | SRR_FWU_RNG (FW User Range) | 0x0EC | |
| | Bit | Description | Format | Reset |
| | 31:12 | Not used | | |
| _ | 11:0 | FWU_RNG: FW User Range | UINT | 0 |

| | Bit | Description | Format | Reset |
|--|--|--|--------|-------|
| _ | Number of FW Code addresses which are reserved for FW User Code starting at address 0. | | [11:0] | |
| 7.5.14 SRR_FWU_REV (FW User Revision) 0: | | SRR_FWU_REV (FW User Revision) 0x0 | ED | |
| | Bit | Description | Format | Reset |
| _ | 31:0 FWU_REV: FW User Revison Last 4 Bytes in FW User Code Range, reserved for revision. | | BIT32 | 0 |
| 7.5.15 | | SRR_FWA_REV (FW ACAM Revision) 0x0 | EE | |
| | Bit | Description | Format | Reset |
| - | 31:0 | FWA_REV: FW ACAM Revison 4 Bytes in FW ACAM Code Range, reserved for revision. | BIT32 | 0 |
| 7.5.16 | | SRR_LSC_CV (Low Speed Clock Count Value) | 0x0EF | |
| | Bit | Description | Format | Reset |
| - | 6:0 | LSC_CV: Low Speed Clock Count Value | BIT7 | 0 |




8 Applications

8.1 GP30-DEMO Board

For Ultrasonic Heat/Water Meter with 2-Wire Temperature Measurement

The following diagram shows the complete schematics of a heat meter front end. For details refer to the GP30-DEMO-KIT datasheet.

Figure 8-1 Complete schematics of the GP30 DEMO board:



8.2 **GP30 Typical Configuration**

The following table shows a typical configuration as it is used in our example that simply calculates the DIFTOF and converts this to an output via the pulse interface (DIF_over_PI.cfg).

Table 8-1 Typical configuration

| Register | Address | Content | Main settings |
|------------|---------|------------|---|
| CR_WD_DIS | 0xC0 | 0xAF0A7435 | Watchdog enabled |
| CR_PI_E2P | 0xC1 | 0x0034310A | Pulse interface enbabled, with update over PI_UPD |
| CR_GP_CTRL | 0xC2 | 0x00000044 | GPIO0 and GPIO1 set for pulse interface |
| CR_UART | 0xC3 | 0x00001000 | Not used |
| CR_IEH | 0xC4 | 0x011F03FF | Various triggers for interrupt and error |

| | | | are set |
|-----------------------|------|------------|---|
| CR_CPM | 0xC5 | 0x00280AE8 | Voltage measurement disabled. 4 MHz high speed clock, calibrated every 20 th sequence, settling time 135µs |
| CR_MRG_TS | 0xC6 | 0x00016080 | Back timer and checksum timer disabled, bandgap synchronized, MR_CT = 253 (~247ms) |
| CR_TM | 0xC7 | 0x00F99400 | Temperature measurement off |
| CR_USM_PRC | 0xC8 | 0x00002824 | Ultrasonic measurement, 20ms between TOF_U and TOF_D, toggling direction, noise window 40.6 µs, 128 µs timeout |
| CR_USM_FRC | 0xC9 | 0x03E48C83 | 25 pulses at 1 MHz |
| CR_USM_TOF | 0xCA | 0x00000C10 | First hit mode, starting with 9 th hit, 12 hits, no ignored ones, positive edges |
| CR_USM_AM | 0xCB | 0x0000B481 | Amplitude measurement with every TOF for 8 hits |
| CR_TRIM1 | 0xCC | 0x80A08458 | Trim bits as recommended |
| CR_TRIM2 | 0xCD | 0x400F2585 | Trim bits as recommended |
| CR_TRIM3 | 0xCE | 0x00270808 | Trim bits as recommended |
| SHR_TOF_RATE | 0xD0 | 0x0000001 | TOF rate = 1 |
| SHR_TOF_START_HIT_DLY | 0xD8 | 0x00000000 | Start hit delay window = 0 (not active) |
| SHR_ZCD_FHL_U | 0xDA | 0x00000055 | First hit level up = 85 (~ 74.8 mV) |
| SHR_ZCD_FHL_D | 0xDB | 0x00000055 | First hit level down = 85 (~ 74.8 mV) |



9 Glossary

| Terms | Meaning | GP20 interpretation |
|-------------------------|---|--|
| AM | Amplitude measurement | GP30 interpretation This is a peak measurement of the received signal amplitude. It can |
| | · | be configured to be executed in different time frames, which allows to pick the overall signal maximum (to control the signal level), or to measure only the peak of a selected number of ->wave periods. The latter allows for a more detailed receive signal analysis. |
| Backup | Permanent storage of a data copy | GP30 is prepared for an external data backup, foreseen over the built-in I2C-bus, which permits write and read with an external EEPROM. In principle, a user may also utilize the ->GPIOs for his own interface implementation for external backup. |
| Bootloader | | |
| Burst | Analog signal containing a number of ->wave periods | For a flow measurement, a ->fire burst, that means a fixed number of ->wave periods of the measurement frequency, is send over a ->transducer into the flow medium. After some travel time (see ->TOF), a receive burst appears at the opposed transducer, which is detected as a number of ->hits. Note that the peak amplitude of the receive burst must not exceed ->Vref to avoid negative voltages. |
| Calibration | Parameter adjustment to compensate variations | In GP30, different calibration processes are implemented and needed for high quality measurements: ->Firmware calibrations: Flow and temperature calibration, but also the ->FHL adjustment are under full control of the firmware. Half-automated calibrations: ->AM calibration and ->HSO calibration are based on dedicated measurements, initiated by the ->TS on demand. The actual calibrations need further evaluation by the firmware. Fully hard-coded calibrations: these calibrations need no interaction from firmware. One example is ->ZCD level calibration, which only needs to be initiated by the ->TS frequently. Another example is ->TDC calibration which happens automatically before each measurement. |
| CD | Configuration Data | 16 x (up to) 32b words of ->flash memory for configuration of the chip, address range 0x16C - 0x17A (->NVRAM). Is copied to ->CR for actual usage. |
| Comparator | Device that compares two input signals | See ->ZCD-comparator |
| СРИ | Central Processing Unit | 32b processor (Harvard architecture type) for general data processing. The CPU has a fixed instruction set and acts directly on its three input- and result-registers -> X,Y and Z as well as on addressed RAM. The fourth register of the CPU is the -> RAM address pointer R. Instructions for the CPU are read as -> FWC or -> ROM code at an address given by the -> program counter. |
| CR | Configuration Register | The chip actually uses for its hardware configuration a copy of the - >CD into the CR address range 0x0C0 - 0x0CF (see ->direct mapped registers). |
| CRC | Cyclic Redundancy Check | Method for checksum calculation to control data integrity, employed in GP30 for ->UART communication. |
| COG | | Material of a ceramic condensator with a very low temperature drift of capacity |
| DIFTOF, DIFTOF_ALL | Difference of up and down ->TOF | The difference between up and down ->TOF is the actual measure for flow speed. (see also ->SUMTOF). DIFTOF_ALL is the DIFTOF using ->TOF_ALL results, averaged over all TOF ->hits. |
| Direct mapped registers | Registers with direct hardware access | These register cells are not part of some fixed memory block, they rather have individual data access. This makes them suitable for hardware control. See ->SHR, ->SRR, ->CR and ->DR. Labels have the according praefix. |
| DR | Debug Register | Internal registers of the ->CPU, mapped to the RAA address range 0x0F8 – 0x0FB in debug mode. |
| FEP | Frontend Processing | Task of the ->TS where frontend measurements are performed |

| Terms | Meaning | GP30 interpretation |
|-------------------|--------------------------|---|
| FDB | Frontend data buffer | Part of the -> RAM where the -> frontend temporarily stores its latest |
| | | measurement results |
| | | (-> RAA address range from 0x80 up to maximally 0x9B) |
| FHL | First hit level | Voltage level similar to the ->ZCD level, but shifted away from Zero |
| | | level, for save detection of a first |
| | | ->hit. The FHL determines, which of the ->wave periods of the receive -> burst is detected as first hit. It thus has a strong influence |
| | | on ->TOF and must be well controlled, in order to achieve |
| | | comparable TOF measurements. |
| Fire, fire burst. | Send signal ->burst | The measurement signal on sending side is called fire burst, its |
| fire buffer | Some orginal vibulot | output amplifier correspondingly fire buffer. |
| Firmware | Program code (in a file) | The program code can be provided by a cam or by the customer, or a |
| | for chip operation | combination of both. The complete program code becomes the - |
| | | >FWC (firmware code) when stored in the ->NVRAM. The term |
| | | firm ware is in general used for all firm ware programs, no matter if |
| | | they make up the complete FWC or not. |
| Frontend | Main measurement | This part of the GP30 chip is the main measurement device, |
| | circuit | containing the analog measurement interface (including the -> TDC). The frontend provides measurement results which are stored in the - |
| | | FDB. |
| FWC | Firm ware Code | Firmware code denotes the complete content of the ->NVRAM's 4kB |
| 1 000 | I minware oode | section (address range 0x0000 to 0x 0FFF). The difference to the |
| | | term ->firmware is on the one hand that firmware means the program |
| | | in the file. On the other hand, a particular firmware may provide just |
| | | a part of the complete FWC. FWC is addressed by the CPU's |
| | | program counter, it is not available for direct read processes like |
| | | RAM. |
| FWD | Firm ware Data | The firmware configuration and calibration data, to be stored in the - |
| FWD-RAM | Firmwara Data mamaru | >FWD-RAM 128 x 32b words of ->NVRAM (built as volatile |
| FWD-KAIVI | Firm ware Data memory | ->SRAM and non-volatile flash memory). The FWD-RAM is |
| | | organized in two address ranges, FWD1 (-> RAM addresses 0x100 - |
| | | 0x11F) and FWD2 (RAM addresses 0x120 – 0x17F). Main purpose is |
| | | calibration and configuration |
| | | Due to its structure, FWD-RAM can be used like usual ->RAM by the |
| | | firm ware. But note that with every data recall from flash memory the |
| | | contents of the SRAM cells get overwritten. |
| GPIO | General purpose | GP30 has up to 7 GPIO pins which can be configured by the user. |
| 1114 | input/output | Some of them can be configured as ->Plor ->I2C-interface. |
| Hit | Stands for a detected | The receive ->burst is typically a signal which starts with ->wave |
| | wave period | periods of the measurement frequency at increasing signal levels. While the first of these wave periods are too close to noise for a |
| | | reliable detection, later signal wave periods with high level can be |
| | | detected safely by the ->ZCD-comparator. The comparator converts |
| | | the analog input signal into a digital signal, which is a sequence of |
| | | hits. To detect the first hit at an increased signal level, away from |
| | | noise, the input signal is compared to the |
| | | ->FHL. After the first hit, the level for comparison is immediately |
| | | reduced to the ->ZCD level, such that all later hits are detected at |
| | | zero crossing (note that the ZCD level is defined to zero with respect |
| | | to the receive signal, it is actually close to -> Vref or another user-defined level). |
| | | Different hits are denoted according to their usage: |
| | | Hit (in general) stands for any detected |
| | | ->wave period. |
| | | • First hit is actually the first hit in a -> TOF measurement (not the |
| | | first wave period!) |
| | | ■ TOF hits means all hits which are evaluated for ->TOF |
| | | measurements. Note that typically the first hit is not a TOF hit. |
| | | Start hit is the first TOF hit. This is typically not the first hit, but (a condition to confirmation) a grown well defined between it. Minimum. |
| | | (according to configuration) some well-defined later hit. Minimum the 3 rd hit has to set as Start hit. |
| | | וווכ ט וווג וומס נט ספג מס טגמוג וווג. |



| Terms | Meaning | GP30 interpretation |
|--|-------------------------------|--|
| | | Stop hit is the last TOF hit. It is also defined by configuration and |
| | | should not be too close to the end of the receive ->burst. |
| | | Ignored hits are all hits which are not evaluated for the TOF |
| | | measurement: All hits between first hit and start hit, as well any |
| 1100 | | hit between TOF hits or after the stop hit. |
| HSO | High speed oscillator | The 4 or 8 MHz oscillator of the GP30. In usual operation only |
| | | s witched on when needed, to reduce energy consumption. This is the time base for -> TDC measurements. The HSO is typically less |
| | | accurate that the ->LSO. It should be frequently ->calibrated against |
| | | the LSO to obtain the desired absolute accuracy of the ->TDC. |
| INIT | Initialization process of | In GP30 terminology, INIT processes don't reset registers or digital |
| | ->CPU or -> FEP | IOs, while -> reset does at least one of it. Several different INIT |
| | | processes are implemented, see chapter "Reset hierarchy" for |
| | | details. |
| 10 | Input/output | Connections to the outside world for input or output |
| I2C | Inter-Integrated Circuit | Standard serial bus for communication with external chips. |
| | bus | Implemented in GP30 only in part for EEPROM data exchange. |
| LSO | Low speed oscillator | The 32768 Hz crystal oscillator of the GP30. This oscillator controls |
| MDC | Manauramant Data | the main timing functions (->MRG and ->TS, real time clock). |
| MRG | Measurement Rate Generator | The measurement rate generator controls the cyclic |
| | Generator | ->tasks of GP30 by setting task requests in a rate defined by configuration (->CR). When the MRG is activated, it periodically |
| | | triggers the ->TS for initiating the actual ->tasks. |
| NVRAM, NVM | Programmable Non- | GP30 contains two sections of programmable non-volatile memory: |
| , | Volatile Memory | One section of 4kB -> FWC memory, and another of -> FWD-RAM |
| | , | (FWD1:-> RAM addresses 0x100 - 0x11F and FWD2: RAM |
| | | addresses 0x120 - 0x17F), in total 128 x 32b words. It is organized |
| | | as a volatile SRAM part which is directly accessed from outside, and |
| | | a non-volatile flash memory part. |
| PI | Pulse interface | Standard 2-wire interface for flow output of a water meter. Typically |
| | | outputs one pulse per some fixed water volume (e.g. one pulse per |
| | | 0.11), while the other wire signals the flow direction. Permits stand- |
| PP | Post Processing | alone operation and is fully compatible to mechanical water meters. Processing activities of the -> CPU, typically after frontend |
| | Fost Flocessing | processing activities of the -> CFO, typically after fromend processing (e.g. a measurement), initiated by ->TS |
| Program | Pointer to the current | The program counter addresses the currently evaluated ->FWC or - |
| counter | code address of the | >ROM-code cell during ->CPU operation The program counter |
| | ->CPU | always starts at 0xF000, when any CPU action is requested. If any |
| | | kind of firmware code execution is requested, the program counter is |
| | | continued at 0x0000 (for FW initialization, post processing or |
| | | general purpose handling). |
| PWR | Pulse width ratio | Width of the pulse following the first ->hit, related to the pulse width |
| | | at the start hit. This width indicates the position of the ->FHL |
| | | relative to the level of the detected -> wave period and thus gives |
| | | some information on detection safety (small value means FHL is close to the peak amplitude and the desired wave period may be |
| | | missed due to noise; large value indicates the danger that an earlier |
| | | wave period may reach FHL level and trigger the first hit before the |
| | · · | desired wave period). |
| R | RAM address pointer of | The ->CPU acts on the data of the ->X-,Y- and Z-register and on one |
| | the CPU | single RAM cell. The pointer R defines the address of the current |
| | * | RAM cell. |
| RAA | Random Access Area | Address range from 0x000 to 0x1 FF covering the |
| | | ->RAM addresses. Memory cells within this address range can all be |
| | | read, most of them can also be written (except ->SRR and ->DR). |
| | | The RAA covers memory cells of different technology: ->RAM |
| | | (including ->FDB), ->FWD-RAM (including ->CD), |
| RAM | Random Access | ->direct mapped registers (->SHR, ->SRR, ->CR and ->DR). 176 x 32b words of volatile memory, used by ->FDB and -> |
| IX ANIVI | Memory | Firmware. Address range 0x000 to 0x0AF |
| RAM address | Address of a cell in the | A RAM address is used by the firmware or over ->RI to point to a |
| TO THE GOOD IN THE STATE OF THE | RAA range | memory cell for data storage or retrieval. Note that RAM addresses |
| <u> </u> | 1 | , the state of the |

| ntain flags or d purpose call resets |
|--|
| ntain flags or d purpose |
| d purpose |
| |
| call resets |
| CALLESEIS |
| esh ->CR or |
| The latter are |
| or details. |
| ee ->SPI and |
| general |
| Address range |
| CPU's |
| esses like |
| |
| |
| 7 |
| 0.6 |
| & flags of |
| hey are itially |
| шану |
| an external |
| |
| in GP30 is |
| used for the |
| |
| ip. They are |
| ondition flags, |
| |
| peed of sound |
| culation. |
| ts, averaged |
| ling some |
| goals. Typical |
| J |
| |
| on and voltage |
| no hoturas: |
| es between a lution. The |
| alibrated |
| |
| The time |
| epending on - |
| direction |
| P30 also |
| ALL. |
| surement |
| |
| nsors, in |
| rom a TOF |
| |
| Avices that |
| levices that e. They are |
| can connect |
| |



| Terms | Meaning | GP30 interpretation |
|----------------|--------------------------|--|
| | | directly to the send and receive transducer. |
| UART | Universal Asynchronous | Standard interface for communication of the GP30 with an external |
| | Receiver & Transmitter | master controller (alternative to ->SPI). |
| USM | Ultrasonic measurement | The principle of an ultrasonic flow meter is to measure ->TOFs of |
| | | ultrasound in flow direction and against it, and to calculate the flow |
| | | from the result. See also ->transducer. |
| Vref | Reference voltage | The analog interface of GP30 refers to Vref, a nominal voltage for - |
| | | >ZCL of typically 0.7V. This makes it possible to receive a DC-free |
| | | AC-signal with a single supply voltage. Up to the level of Vref, negative swings of the receive signal are avoided. |
| Watchdog, | Reset timer for chip re- | The watchdog of GP30 ->resets the chip (including ->CR refresh) if |
| watchdog clear | | no watchdog clear |
| watchdog clear | IIIIIIalisation | (->firmware command <i>clrwdt</i>) within 13.2s (typically) is executed. |
| | | This is a safety function to interrupt hang-up situations. It can be |
| | | disabled for remote control, when no firmware clears the watchdog |
| | | automatically. |
| Wave period | One period of the signal | A period of typically 1 us length for a 1 MHz measurement frequency. |
| • | wave | This may be a digital pulse, for example when sending, or a more |
| | | sinusoidal wave when receiving. Fire or receive |
| | | ->bursts are sequences of wave periods. |
| X-, Y- and Z- | Input- and result | The ->CPU acts on these ->registers for data input and result output. |
| register | registers of the CPU | |
| ZCD | Zero cross detection | All ->hits following the first hit are detected when the received signal |
| | | crosses a voltage level -> ZCL, defined as zero with respect to the |
| | | receive -> burst. In contrast, the first hit is detected when the |
| ZCD- | ->comparator for ->hit | received signal crosses the different voltage level -> FHL. The ZCD-comparator in GP30 detects -> hits in the received -> burst |
| Comparator | detection | signal by comparing the received signal level to a given reference |
| Comparator | detection | voltage (see also |
| | | -> FHL, -> ZCD and -> hit). |
| ZCL | Zero cross level | This voltage level represents the virtual zero line for the receive - |
| | | >burst. It is normally close to |
| | | -> Vref, just differing by the offset of the -> ZCD-comparator. Needs |
| | | frequent ->calibration to compensate the slowly changing offset. |
| | | Optionally, this voltage can be configured differently in SHR_ZCD |
| | | through the firmware. |
| | | |





10-1

10 Miscellaneous

10.1 Bug Report

_

10.2 Last Changes

| 27.02.2015 | Version 0.0 First release |
|------------|---------------------------|
| | |





acam-messelectronic gmbh
Friedrich-List-Straße 4
76297 Stutensee
Germany
Phone +49 7244 7419 - 0
Fax +49 7244 7419 - 29
E-Mail support@acam.de
www.acam.de www.ams.com