Supertex inc.



P- Channel Enhancement-Mode Vertical DMOS FET

Features

- Low threshold (-2.0V max.)
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

General Description

This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	P	ackage Options	8	$\mathbf{BV}_{\mathrm{DSS}}/\mathbf{BV}_{\mathrm{DGS}}$	R _{DS(ON)}	V _{GS(th)}	D(ON)
	8-Lead SOIC	TO-92	Die*	(max) (V)	(max) (Ω)	(max) (V)	(min) (A)
TP2640	TP2640LG-G	TP2640N3-G	TP2640ND	-400	15	-2.0	-0.7

* MIL visual screening available.

-G indicates package is RoHS compliant ('Green')



Por (Pb)

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

* Distance of 1.6mm from case for 10 seconds.

Pin Configurations



TO-92 (N3)

Thermal Characteristics

Package	I _D (continuous) [†] (mA)	l _D (pulsed) (A)	Power Dissipation @T _c = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	I _{DR} [↑] (mA)	I _{DRM} (A)
8-Lead SOIC	-210	-1.25	1.3 [±]	24	96⁺	-210	-1.25
TO-92	-180	-0.8	1.0	125	170	-180	-0.8

Notes:

† I_{D} (continuous) is limited by max rated T_{r} .

Mounted on FR4 board, 25mm x 25mm x 1.57mm


Electrical Characteristics (T_a = 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	-400	-	-	V	$V_{GS} = 0V, I_{D} = -2.0mA$
V _{GS(th)}	Gate threshold voltage	-0.8	-	-2.0	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	5.0	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$
I _{GSS}	Gate body leakage	-		-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
				-1.0	μA	V _{GS} = 0V, V _{DS} = -100V
I _{DSS}	Zero gate voltage drain current	-	-	-10.0	μΑ	V_{GS} = 0V, V_{DS} = Max rating
				-1.0	mA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, T_A = 125°C
I _{D(ON)}	On-state drain current	-0.7	-	-	A	V _{GS} = -10V, V _{DS} = -25V
		-	12	15		V _{GS} = -2.5V, I _D = -20mA
R _{DS(ON)}	Static drain-to-source on-state resistance		11	15	Ω	V _{GS} = -4.5V, I _D = -150mA
			11	15		$V_{_{\rm GS}}$ = -10V, $I_{_{\rm D}}$ = -300mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	0.75	%/°C	$V_{_{\rm GS}}$ = -10V, $I_{_{\rm D}}$ = -300mA
G _{FS}	Forward transconductance	200	-	-	mmho	V _{DS} = -25V, I _D = -300mA
C _{ISS}	Input capacitance	-	-	300		V _{GS} = 0V,
C _{oss}	Common source output capacitance	-	-	50	pF	V _{DS} = -25V,
C _{RSS}	Reverse transfer capacitance	-	-	12		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	-	10		
t,	Rise time	-	-	15	ne	$V_{DD} = -25V,$
t _{d(OFF)}	Turn-off delay time	-	-	60	ns	I _D = -300mA, R _{GEN} = 25Ω
t _f	Fall time	-	-	40		GEN
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = -200mA
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = -200mA
Notes:						

Notes:


All D.C. parameters 100% tested at 25C unless otherwise stated. (Pulse test: 300s pulse, 2% duty cycle.)
All A.C. parameters sample tested.

N- Channel Switching Waveforms and Test Circuit




TP2640







V_{DS} (volts)




Power Dissipation vs. Temperature



Thermal Response Characteristics



TP2640



0


0

-10

-20

V_{DS} (volts)

Typical Performance Curves (cont.)




Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

C_{RSS}

-40

-30



8-Lead SOIC (Narrow Body) Package Outline (LG) 4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch

Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		Α	A1	A2	b	D	E	E1	e	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			0 0	5°
	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC			0.25 BSC	-	-	
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*	200	0.50	1.27		200	8 0	15 ⁰


JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.


* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 041309.

3-Lead TO-92 Package Outline (N3)





Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.